Dual-gate induced InP nanowire diode

被引:1
|
作者
Storm, Kristian [1 ]
Nylund, Gustav [1 ]
Borgstrom, Magnus [1 ]
Wallentin, Jesper [1 ]
Fasth, Carina [1 ]
Thelander, Claes [1 ]
Samuelson, Lars [1 ]
机构
[1] Lund Univ, Nanometer Struct Consortium, S-22100 Lund, Sweden
来源
PHYSICS OF SEMICONDUCTORS: 30TH INTERNATIONAL CONFERENCE ON THE PHYSICS OF SEMICONDUCTORS | 2011年 / 1399卷
关键词
nanowire; InP; wrap-gate; Fermi level tuning; GROWTH; ARRAYS;
D O I
10.1063/1.3666362
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Semiconductor devices are heavily dependent on dopant incorporation in order to control the electrical properties. In this paper we investigate the possibility of using gates wrapped around a nanowire (NW) channel as a way of tuning the Fermi level position, in certain cases removing the need for dopants and providing a more dynamical way of setting the device properties. InP NW devices with omega gates are fabricated, and a p-n junction is formed in a nominally intrinsic NW channel. In order to further increase the electrostatic control of the channel and other device properties, vertical devices are discussed as a promising way of implementing this type of device.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] On the Operation Modes of Dual-Gate Reconfigurable Nanowire Transistors
    Sun, Bin
    Richstein, Benjamin
    Liebisch, Patrick
    Frahm, Thorben
    Scholz, Stefan
    Trommer, Jens
    Mikolajick, Thomas
    Knoch, Joachim
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (07) : 3684 - 3689
  • [2] Dual-Gate Multiple-Channel ZnO Nanowire Transistors
    Dong-Joo Kim
    Jung-Hwan Hyung
    Deok-Won Seo
    Duk-Il Suh
    Sang-Kwon Lee
    Journal of Electronic Materials, 2010, 39 : 563 - 567
  • [3] Dual-Gate Multiple-Channel ZnO Nanowire Transistors
    Kim, Dong-Joo
    Hyung, Jung-Hwan
    Seo, Deok-Won
    Suh, Duk-Il
    Lee, Sang-Kwon
    JOURNAL OF ELECTRONIC MATERIALS, 2010, 39 (05) : 563 - 567
  • [4] High-Performance SLS Nanowire TFTs With Dual-Gate Structure
    Kang, Tsung-Kuei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (07) : 2276 - 2281
  • [5] Core-Shell Dual-Gate Nanowire Memory as a Synaptic Device for Neuromorphic Application
    Ansari, Md Hasan Raza
    Cho, Seongjae
    Lee, Jong-Ho
    Park, Byung-Gook
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1282 - 1289
  • [6] Reduction of leakage current in metal-induced lateral crystallization polysilicon TFTs with dual-gate and multiple nanowire channels
    Wu, YC
    Chang, TC
    Liu, PT
    Chou, CW
    Wu, YC
    Tu, CH
    Chang, CY
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 646 - 648
  • [7] Gate-Induced Fermi Level Tuning in InP Nanowires at Efficiency Close to the Thermal Limit
    Storm, Kristian
    Nylund, Gustav
    Borgstrom, Magnus
    Wallentin, Jesper
    Fasth, Carina
    Thelander, Claes
    Samuelson, Lars
    NANO LETTERS, 2011, 11 (03) : 1127 - 1130
  • [8] Effective Threshold Voltage Control in GaN Nanowire Field-effect Transistors with a Dual-gate Structure
    Kim, Hyo-Suk
    Kim, J. -R.
    Kim, Ju-Jin
    Lee, Jeong-O
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2012, 61 (12) : 2100 - 2103
  • [9] Effective threshold voltage control in GaN nanowire field-effect transistors with a dual-gate structure
    Hyo-Suk Kim
    J. -R. Kim
    Ju-Jin Kim
    Jeong-O. Lee
    Journal of the Korean Physical Society, 2012, 61 : 2100 - 2103
  • [10] Growth and optimization of GaInP/InP nanowire tunnel diode
    Zeng, Xulu
    Otnes, Gaute
    Heurlin, Magnus
    Borgstrom, Magnus T.
    2017 IEEE 44TH PHOTOVOLTAIC SPECIALIST CONFERENCE (PVSC), 2017, : 1286 - 1288