Filtered PID Control Loop for Third Order Plants With Delay: Dominant Pole Placement Approach

被引:0
|
作者
Fiser, Jaromir [1 ,2 ]
Zitek, Pavel [1 ]
机构
[1] Czech Tech Univ, Fac Mech Engn, Dept Instrumentat & Control Engn, Prague 16607, Czech Republic
[2] Czech Tech Univ, Fac Mech Engn, Ctr Adv Aerosp Technolog, Prague 16607, Czech Republic
关键词
Tuning; Delays; Robustness; Frequency measurement; Filtering theory; Delay effects; Damping; Control design; delay systems; filtering; robustness; similarity theory; TRADE-OFFS; DESIGN; SENSITIVITY; PERFORMANCE; ROBUSTNESS; GAIN; OPTIMIZATION; SYSTEMS; RULES;
D O I
10.1109/ACCESS.2021.3122920
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The paper deals with tuning the filtered PID controller applied to third order plants with delay. This model option is chosen as a representative case where the loop characteristic quasi-polynomial is of higher order than three. Applying the similarity theory for introducing dimensionless parameterization a comparative model of third order plant dynamics is obtained. Four dominant poles - from the infinite spectrum of the control loop - are assigned by means of tuning three controller gains and a filter time constant where a specific argument increment criterion proves their dominance. The pole prescription coordinates are parameterized via damping, root and natural frequency ratios optimized in the space of the introduced similarity numbers according to the IAE criterion with respect to robustness and filtering constraints. Particularly the natural frequency ratio is a new parameter introduced to tune robustly the PID together with its filter. For the constrained IAE optimization the response of disturbance rejection is used as a representative of control loop behavior. In the space of similarity numbers of the plant it is shown that a limited range of plants is suited to be controlled on the PID control principle and the boundaries of this range are outlined. Survey maps of optimum controller parameters are presented and a comparative study on benchmark application example is added.
引用
收藏
页码:146163 / 146182
页数:20
相关论文
共 50 条
  • [1] Dominant four-pole placement in filtered PID control loop with delay
    Fiser, J.
    Zitek, P.
    Vyhlidal, T.
    IFAC PAPERSONLINE, 2017, 50 (01): : 6501 - 6506
  • [2] Dominant Three Pole Placement in PID Control Loop with Delay
    Zitek, Pavel
    Fiser, Jaromir
    Vyhlidal, Tomas
    2013 9TH ASIAN CONTROL CONFERENCE (ASCC), 2013,
  • [3] Stabilizing regions of dominant pole placement for second order lead processes with time delay using filtered PID controllers
    Halder, Kaushik
    Das, Saptarshi
    PLOS ONE, 2024, 19 (06):
  • [4] Multivariable PID control based on dominant pole placement
    Wang, Qing-Guo
    Ye, Zhen
    Cai, Wen-Jian
    Hang, Chang-Chieh
    Lecture Notes in Control and Information Sciences, 2008, 373 : 131 - 166
  • [5] Dominant pole placement with fractional order PID controllers: D-decomposition approach
    Mandic, Petar D.
    Sekara, Tomislav B.
    Lazarevic, Mihailo P.
    Boskovic, Marko
    ISA TRANSACTIONS, 2017, 67 : 76 - 86
  • [6] Delay Handling Method in Dominant Pole Placement Based PID Controller Design
    Das, Saptarshi
    Halder, Kaushik
    Gupta, Amitava
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2020, 16 (02) : 980 - 991
  • [7] Dominant pole placement for multi-loop control systems
    Zhang, Y
    Wang, QG
    Astrom, KJ
    PROCEEDINGS OF THE 2000 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2000, : 1965 - 1969
  • [8] Dimensional analysis approach to dominant three-pole placement in delayed PID control loops
    Zitek, Pavel
    Fiser, Jaromir
    Vyhlidal, Tomas
    JOURNAL OF PROCESS CONTROL, 2013, 23 (08) : 1063 - 1074
  • [9] Dominant pole placement for multi-loop control systems
    Zhang, Y
    Wang, QG
    Astrom, KJ
    AUTOMATICA, 2002, 38 (07) : 1213 - 1220
  • [10] Analysis & Design of Robust PID Controller with Dominant Pole Placement Approach
    Srivastava, Saurabh
    Misra, Auraag
    Sarkar, Archan
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 908 - 914