CEDA: Control-Flow Error Detection Using Assertions

被引:47
作者
Vemu, Ramtilak [1 ]
Abraham, Jacob A. [2 ]
机构
[1] Intel Corp, Chandler, AZ 85226 USA
[2] Univ Texas Austin, Austin, TX 78712 USA
关键词
Control-flow errors; error detection; fault tolerance; software-based detection; WATCHDOG PROCESSORS; FAULT-TOLERANCE; DESIGN;
D O I
10.1109/TC.2011.101
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an efficient software technique, control-flow error detection through assertions (CEDA), for online detection of control-flow errors. Extra instructions are automatically embedded into the program at compile time to continuously update runtime signatures and to compare them against preassigned values. The novel method of computing runtime signatures results in a huge reduction in the performance overhead, as well as the ability to deal with complex programs and the capability to detect subtle control-flow errors. The widely used C compiler, GCC, has been modified to implement CEDA, and the SPEC benchmark programs were used as the target to compare with earlier techniques. Fault injection experiments were used to demonstrate the effect of control-flow errors on software and to evaluate the fault detection capabilities of CEDA. Based on a new comparison metric, method efficiency, which takes into account both error coverage and performance overhead, CEDA is found to be much better than previously proposed methods.
引用
收藏
页码:1233 / 1245
页数:13
相关论文
共 25 条
[1]   Design and evaluation of system-level checks for on-line control flow error detection [J].
Alkhalifa, Z ;
Nair, VSS ;
Krishnamurthy, N ;
Abraham, JA .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (06) :627-641
[2]   DIVA: A reliable substrate for deep submicron microarchitecture design [J].
Austin, TM .
32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, :196-207
[3]  
AVIZIENIS A, 1984, COMPUTER, V17, P67, DOI 10.1109/MC.1984.1659219
[4]   Hierarchical error detection in a software implemented fault tolerance (SIFT) environment [J].
Bagchi, S ;
Srinivasan, B ;
Whisnant, K ;
Kalbarczyk, Z ;
Iyer, RK .
IEEE TRANSACTIONS ON KNOWLEDGE AND DATA ENGINEERING, 2000, 12 (02) :203-224
[5]  
DIKE J, 2000, ALS 00 P 4 ANN LIN S, P7
[6]  
*GNU, 2011, GHU DEB
[7]   Soft-error detection using control flow assertions [J].
Goloubeva, O ;
Rebaudengo, M ;
Reorda, MS ;
Violante, M .
18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, :581-588
[8]   MiBench: A free, commercially representative embedded benchmark suite [J].
Guthaus, MR ;
Ringenberg, JS ;
Ernst, D ;
Austin, TM ;
Mudge, T ;
Brown, RB .
WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, :3-14
[9]   SPEC CPU2000: Measuring CPU performance in the new millennium [J].
Henning, JL .
COMPUTER, 2000, 33 (07) :28-+
[10]  
HUA KA, 1987, THESIS U ILLINOIS