Design and Modelling of 6T FinFET SRAM in 18nm

被引：0
|
作者：
Vijayalakshmi, V. [1 ]
Naik, B. Mohan Kumar [1 ]
机构：
[1] VTU, New Horizon Coll Engn, Dept ECE, Bangalore, Karnataka, India
来源：
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018) | 2018年
关键词：
SRAM; FinFET; Average Power;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this work FinFET based of 6T SRAM were designed and characterized these cells in terms of temperature and average power. This SRAMs were designed & stimulated in Cadence using 18nm FinFET technology.
引用
收藏
页码：208 / 211
页数：4
相关论文
共 50 条
  • [31] High SNM 32nm CNFET based 6T SRAM Cell design considering transistor ratio
    Dhilleswararao, Pudi
    Mahapatra, Rajat
    Srinivas, P. S. T. N.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [32] Performance Evaluation of 6T, 7T & 8T SRAM at 180 nm Technology
    Kumar, Mukesh
    Ubhi, Jagpal Singh
    2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
  • [33] A 266.7 TOPS/W Computing-in Memory Using Single-Ended 6T 4-kb SRAM in 16-nm FinFET CMOS Process
    Lo, Cheng-Yao
    Tolentino, Lean Karlo Santos
    Ke, Jhih-Ying
    Walling, Jeffrey S.
    Yi, Yang
    Wang, Chua-Chin
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 90 - 94
  • [34] Performance Analysis of Low Power 6T SRAM Cell in 180nm and 90nm
    Kumar, C. Ashok
    Madhavi, B. K.
    Lalkishore, K.
    PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 351 - 357
  • [35] Analysis of Static Noise Margin in 6T Sram Cell At 45 And 32 NM Technology
    Upadhyay, Garima
    Rajput, Amit Singh
    Saxena, Nikhil
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2019, 14 (2-3): : 249 - 257
  • [36] A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
    Torrens, Gabriel
    Alorda, Bartomeu
    Carmona, Cristian
    Malagon-Perianez, Daniel
    Segura, Jaume
    Bota, Sebastia
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2019, 7 (03) : 447 - 455
  • [37] Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nm Node SOI FinFET Technology
    Wang, Xingsheng
    Cheng, Binjie
    Brown, Andrew R.
    Millar, Campbell
    Kuang, Jente B.
    Nassif, Sani
    Asenov, Asen
    IEEE DESIGN & TEST, 2013, 30 (06) : 18 - 28
  • [38] Design and analysis of INDEP FinFET SRAM cell at 7-nm technology
    Mushtaq, Umayia
    Sharma, Vijay Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2020, 33 (05)
  • [39] Analysis of 6 T SRAM cell in sub-45 nm CMOS and FinFET technologies
    Almeida, R. B.
    Marques, C. M.
    Butzen, P. F.
    Silva, F. R. G.
    Reis, R. A. L.
    Meinhardt, C.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 196 - 202
  • [40] Performance Analysis of 6T SRAM and ONOFIC Cells
    Sharma V.K.
    Malik M.A.
    Micro and Nanosystems, 2022, 14 (04) : 350 - 357
12345