Design and Modelling of 6T FinFET SRAM in 18nm

被引：0
|
作者：
Vijayalakshmi, V. [1 ]
Naik, B. Mohan Kumar [1 ]
机构：
[1] VTU, New Horizon Coll Engn, Dept ECE, Bangalore, Karnataka, India
来源：
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018) | 2018年
关键词：
SRAM; FinFET; Average Power;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this work FinFET based of 6T SRAM were designed and characterized these cells in terms of temperature and average power. This SRAMs were designed & stimulated in Cadence using 18nm FinFET technology.
引用
收藏
页码：208 / 211
页数：4
相关论文
共 50 条
  • [21] Process Variation's Effect on Various Threshold Voltage Assignments in 6T SRAM Designs Using 12nm FinFET Technology
    Irin, Umme Hani
    Barua, Sajib
    Azmir, Md Minhajul
    Hassan, Tasnuva
    Mohammed, Dewan
    2023 IEEE 13TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE, CCWC, 2023, : 928 - 932
  • [22] Design of highly stable, high speed and low power 10T SRAM cell in 18-nm FinFET technology
    Kumar, Appikatla Phani
    Lorenzo, Rohit
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
  • [23] Design of a Stable Read-Decoupled 6T SRAM Cell at 16-nm Technology Node
    Anand, Nitin
    Sinha, Anubhav
    Roy, Chandramauleshwar
    Islam, Aminul
    2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION TECHNOLOGY CICT 2015, 2015, : 524 - 528
  • [24] Evaluation of Read-and Write-Assist Circuits for GeOI FinFET 6T SRAM Cells
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1122 - 1125
  • [25] Simulation and stability analysis of 6T and 9T SRAM cell in 45 nm era
    Akashe, Shyam
    Tiwari, Nitesh Kumar
    Sharma, Rajeev
    2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012), 2012,
  • [26] A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time
    I. Manju
    A. Senthil Kumar
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 119 - 126
  • [27] FinFET based SRAM bitcell design for 32 nm node and below
    Song, S. C.
    Abu-Rahma, M.
    Yeap, G.
    MICROELECTRONICS JOURNAL, 2011, 42 (03) : 520 - 526
  • [28] Performance Evolution of Different Type of 6T SRAM Cells
    Saqib, Mohd
    Chauhan, Ram Chandra Singh
    Ranjan, Alok
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2022, 16 (04): : 263 - 282
  • [29] A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time
    Manju, I.
    Kumar, A. Senthil
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (01) : 119 - 126
  • [30] Comparative Study on 45nm, 90nm and 180nm 6T SRAM Technologies
    Kumar, Nithin N. R.
    Bhattacharya, Sabitabratta
    Narasimhan, S. Lakshmi
    Naik, Amogh R.
    Hari, Rohanth M.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 271 - 275
12345