Computing in 3D

被引:0
作者
Franzon, Paul [1 ]
Rotenberg, Eric [1 ]
Tuck, James [1 ]
Davis, W. Rhett [1 ]
Zhou, Huiyang [1 ]
Schabel, Joshua [1 ]
Zhang, Zhenquian [1 ]
Dwiel, J. Brandon [1 ]
Forbes, Elliott [1 ]
JoonmooHuh [1 ]
Lipa, Steve [1 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
来源
2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2015年
关键词
3DIC; TSVs; CPUs; Processors;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D technologies offer significant potential to improve total performance and performance per unit of power. After exploiting TSV technologies for cost reduction and increasing memory bandwidth, the next frontier is to create sophisticated logic on logic solutions that promise further increases in performance/power beyond those attributable to memory interfaces alone. These include heterogenous integration for computing and exploitation of the high amounts of 3D interconnect available to reduce total interconnect power. Challenges include access for prototype quantities and the design of sophisticated static and dynamic thermal management methods and technologies, as well as test.
引用
收藏
页数:6
相关论文
共 50 条
[41]   Integrated Power Delivery Methodology for 3D ICs [J].
Safari, Yousef ;
Vaisband, Boris .
PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, :114-119
[42]   Challenges and Solutions for 3D Fabric: A Foundry Perspective [J].
Goel, Sandeep Kumar .
ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2022, :93-93
[43]   Vernier ring based pre-bond through silicon vias test in 3D ICs [J].
Ni, Tianming ;
Nie, Mu ;
Liang, Huaguo ;
Bian, Jingchang ;
Xu, Xiumin ;
Fang, Xiangsheng ;
Huang, Zhengfeng ;
Wen, Xiaoqing .
IEICE ELECTRONICS EXPRESS, 2017, 14 (18)
[44]   Rectilinear routing algorithm for crosstalk minimisation in 2D and 3D IC [J].
Mondal, Khokan ;
Das, Subhajit ;
Samanta, Tuhina .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06) :263-271
[45]   Pathfinding Methodology for Optimal Design and Integration of 2.5D/3D Interconnects [J].
Yazdani, Farhang ;
Park, John .
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, :1667-1672
[46]   A 3D IC Designs Partitioning Algorithm with Power Consideration [J].
Chang, Ho-Lin ;
Lai, Hsiang-Cheng ;
Hsueh, Tsu-Yun ;
Cheng, Wei-Kai ;
Chi, Mely Chen .
2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, :137-142
[47]   AlN: An Engineered Thermal Material for 3D Integrated Circuits [J].
Vaziri, Sam ;
Perez, Christopher ;
Datye, Isha M. ;
Kwon, Heungdong ;
Hsu, Chen-Feng ;
Chen, Michelle E. ;
Noshin, Maliha ;
Lee, Tung-Ying ;
Asheghi, Mehdi ;
Woon, Wei-Yen ;
Pop, Eric ;
Goodson, Kenneth E. ;
Liao, Szuya S. ;
Bao, Xinyu .
ADVANCED FUNCTIONAL MATERIALS, 2025, 35 (01)
[48]   Repair Techniques for Aged TSVs in 3D Integrated Circuits [J].
Madani, Siroos ;
Khalil, Kasem ;
Dey, Bappaditya ;
Bonton, Devante ;
Bayoumi, Magdy .
2017 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2017, :53-58
[49]   Redundant vias insertion for performance enhancement in 3D ICs [J].
Zhang, Xu ;
Jiang, Xiaohong ;
Horiguchi, Susumu .
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04) :571-580
[50]   3D IC Test Scheduling with Test Pads Considered [J].
Hsu, Ming-Hsuan ;
Cheng, Chun-Hua ;
Huang, Shih-Hsu .
2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,