共 50 条
[41]
Integrated Power Delivery Methodology for 3D ICs
[J].
PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022),
2022,
:114-119
[42]
Challenges and Solutions for 3D Fabric: A Foundry Perspective
[J].
ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN,
2022,
:93-93
[43]
Vernier ring based pre-bond through silicon vias test in 3D ICs
[J].
IEICE ELECTRONICS EXPRESS,
2017, 14 (18)
[45]
Pathfinding Methodology for Optimal Design and Integration of 2.5D/3D Interconnects
[J].
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC),
2014,
:1667-1672
[46]
A 3D IC Designs Partitioning Algorithm with Power Consideration
[J].
2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED),
2012,
:137-142
[48]
Repair Techniques for Aged TSVs in 3D Integrated Circuits
[J].
2017 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT),
2017,
:53-58
[49]
Redundant vias insertion for performance enhancement in 3D ICs
[J].
IEICE TRANSACTIONS ON ELECTRONICS,
2008, E91C (04)
:571-580
[50]
3D IC Test Scheduling with Test Pads Considered
[J].
2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE),
2016,