Computing in 3D

被引:0
作者
Franzon, Paul [1 ]
Rotenberg, Eric [1 ]
Tuck, James [1 ]
Davis, W. Rhett [1 ]
Zhou, Huiyang [1 ]
Schabel, Joshua [1 ]
Zhang, Zhenquian [1 ]
Dwiel, J. Brandon [1 ]
Forbes, Elliott [1 ]
JoonmooHuh [1 ]
Lipa, Steve [1 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
来源
2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2015年
关键词
3DIC; TSVs; CPUs; Processors;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D technologies offer significant potential to improve total performance and performance per unit of power. After exploiting TSV technologies for cost reduction and increasing memory bandwidth, the next frontier is to create sophisticated logic on logic solutions that promise further increases in performance/power beyond those attributable to memory interfaces alone. These include heterogenous integration for computing and exploitation of the high amounts of 3D interconnect available to reduce total interconnect power. Challenges include access for prototype quantities and the design of sophisticated static and dynamic thermal management methods and technologies, as well as test.
引用
收藏
页数:6
相关论文
共 50 条
[21]   Design and CAD for 3D integrated circuits [J].
Franzon, Paul D. ;
Davis, W. Rhett ;
Steer, Michael B. ;
Lipa, Steve ;
Oh, Eun Chu ;
Thorolfsson, Thor ;
Melamed, Samson ;
Luniya, Sonali ;
Doxsee, Tad ;
Berkeley, Stephen ;
Shani, Ben ;
Obermiller, Kurt .
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, :668-+
[22]   Thermal Challenges for Heterogeneous 3D ICs and Opportunities for Air Gap Thermal Isolation [J].
Zhang, Yang ;
Sarvey, Thomas E. ;
Bakir, Muhannad S. .
2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
[23]   Power efficiency of 3D vs 2D ICs [J].
Chrzanowska-Jeske, M. ;
Ahmed, Mohammad A. .
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
[24]   A A Hybrid 3D Interconnect With 2x Bandwidth Density Employing Orthogonal Simultaneous Bidirectional Signaling for 3D NoC [J].
Gopal, Srinivasan ;
Das, Sourav ;
Pande, Partha Pratim ;
Heo, Deukhyoun .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) :3919-3932
[25]   A Power-Efficient Hierarchical Network-on-Chip Topology for Stacked 3D ICs [J].
Matos, Debora ;
Reinbrecht, Cezar ;
Motta, Tiago ;
Susin, Altamiro .
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, :308-313
[26]   3D CMOL Crossnet for Neuromorphic Network Applications [J].
Ryan, Kevin ;
Tanachutiwat, Sansiri ;
Wang, Wei .
NANO-NET, 2009, 3 :1-5
[27]   Introduction of 3D IC Thermal Analysis Flow [J].
Hung, Alex .
PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, :213-213
[28]   Analysis of Thermal Behavior for 3D Integration of DRAM [J].
Kim, Youngil ;
Song, Yong Ho .
18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
[29]   Design Benefits of Hybrid Bonding for 3D Integration [J].
Nigussie, Theodros ;
Pan, Tse-Han ;
Lipa, Steve ;
Pitts, W. Shepherd ;
DeLaCruz, Javi ;
Franzon, Paul .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :1876-1881
[30]   Active Si Interposer for 3D IC Integrations [J].
Kim, Joungho .
2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,