共 12 条
[1]
Oscillation-test strategy for analog and mixed-signal integrated circuits
[J].
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1996,
:476-482
[2]
A methodology and design for effective testing of voltage-controlled oscillators (VCOs)
[J].
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS,
1998,
:383-387
[3]
Best R. E., 1993, PHASE LOCKED LOOPS T
[4]
GALIAY J, 1980, IEEE T COMPUT, V29, P527, DOI 10.1109/TC.1980.1675614
[5]
DFT for embedded charge-pump PLL systems incorporating IEEE 1149.1
[J].
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
1997,
:210-213
[7]
The multi-configuration: A DFT technique for analog circuits
[J].
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1996,
:54-59
[8]
SOMA M, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P183, DOI 10.1109/TEST.1990.114017
[9]
Stoffels R, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P708, DOI 10.1109/TEST.1996.557129
[10]
Sunter S., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P532, DOI 10.1109/TEST.1999.805777