Buffer coding for asymmetric multi-level memory

被引:14
作者
Bohossian, Vasken [1 ]
Jiang, Anxiao
Bruck, Jehoshua [1 ]
机构
[1] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA
来源
2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7 | 2007年
关键词
D O I
10.1109/ISIT.2007.4557384
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Certain storage media such as flash memories use write-asymmetric, multi-level storage elements. In such media, data is stored in a multi-level memory cell the contents of which can only be increased, or reset. The reset operation is expensive and should be delayed as much as possible. Mathematically, we consider the problem of writing a binary sequence into write-asymmetric q-ary cells, while recording the last r bits written. We want to maximize t, the number of possible writes, before a reset is needed. We introduce the term Buffer Code, to describe the solution to this problem. A buffer code is a code that remembers the r most recent values of a variable. We present the construction of a single-cell (n = 1) buffer code that can store a binary (l = 2) variable with t = [q/2(r-1)] + r - 2 and a universal upper bound to the number of rewrites t at a single-cell buffer code can have: t <= [q-1/l(r)-1].r+[log(l){(q-1)mod(l(r)-1)]+1}]. We also show a binary buffer code with arbitrary n, q, r, namely, the code uses n q-ary cells to remember the r most recent values of one binary variable. The code can rewrite the variable t = (q - 1) (n - 2r + 1) + r - 1 times, which is asymptotically optimal in q and n. We then extend the code construction for the case r = 2, and obtain a code that can rewrite the variable t = (q - 1) (n - 2) + 1 times. When q = 2, the code is strictly optimal.
引用
收藏
页码:1186 / 1190
页数:5
相关论文
共 9 条
[1]  
CAPELLETTI P, 1999, FLASH MEMORIES
[2]  
Fiat A., 1984, IEEE Transactions on Information Theory, VIT-30, P470, DOI 10.1109/TIT.1984.1056918
[3]   On the capacity of generalized write-once memory with state transitions described by an arbitrary directed acyclic graph [J].
Fu, FW ;
Vinck, AJH .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1999, 45 (01) :308-313
[4]   On-chip error correcting techniques for new-generation Flash memories [J].
Gregori, S ;
Cabrini, A ;
Khouri, O ;
Torelli, G .
PROCEEDINGS OF THE IEEE, 2003, 91 (04) :602-616
[5]   ON THE CAPACITY OF PERMANENT MEMORY [J].
HEEGARD, C .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1985, 31 (01) :34-42
[6]   ON THE GENERAL DEFECTIVE CHANNEL WITH INFORMED ENCODER AND CAPACITIES OF SOME CONSTRAINED MEMORIES [J].
KUZNETSOV, AV ;
HANVINCK, AJ .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1994, 40 (06) :1866-1871
[7]  
Merkx F., 1984, Traitement du Signal, V1, P227
[8]   HOW TO REUSE A WRITE-ONCE MEMORY [J].
RIVEST, RL ;
SHAMIR, A .
INFORMATION AND CONTROL, 1982, 55 (1-3) :1-19
[9]   CODING FOR A WRITE-ONCE MEMORY [J].
WOLF, JK ;
WYNER, AD ;
ZIV, J ;
KORNER, J .
AT&T BELL LABORATORIES TECHNICAL JOURNAL, 1984, 63 (06) :1089-1112