Challenges of Large Body FCBGA on Board Level Assembly and Reliability

被引:8
作者
Tung, Fletcher [1 ]
Chen, Chung [1 ]
Lu, Max [1 ]
Wang, Jensen Tsai Yu-Po [1 ]
机构
[1] Siliconware Precis Ind Co Ltd SPIL, 153,Sec 3,Chung Shan Rd Tantzu, Taichung 427, Taiwan
来源
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018) | 2018年
关键词
component: Large FCBGA; Warpage; Board level; bump stress; Assembly; Reliability; Networking;
D O I
10.1109/ECTC.2018.00294
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For years the IC industry has been driven by Moore's Law and the functionality that fits on a single die will double every 18 to 24 months. As minimum dimensions have shrunk from 14 to 10nm and now to 7nm, supposedly die size should shrink accordingly. But for the application of networking, things don't go that way. Nowadays we are in an era that the demand to improve networking performance exceeds Moore's Law, thus die size and package size of FCBGA for networking are increasing. With package size increasing in network application, there is a need to use heat sink with more rigidity to control the warpage of large FCBGA, therefore the package itself is more rigid and more heavier. Large FCBGA with package size 75x75mm is PLR (package level reliability) qualified with rigid and heavier heat sink [1], but when the package is mounted on to PCB (printed circuit board), the BGA made of solder balls melt during reflow which are not able to uphold heavier package and result in low standoff height and solder bridge happened because the balls connect to adjacent ones. The other challenge is even when the solder bridge issue can be resolved, there is risk of board level reliability (BLR) due to significant increase of package rigidity. There is CTE (coefficient of thermal expansion) mismatch between the package and the PCB, and during temperature cycling test (TCT) the package can hardly bend with PCB which can result in BGA even ELK crack. Finally, the heat sink is heavier as package size increases, and the large FCBGA will be vulnerable when it is mounted on PCB and in transit with vibration. In this paper, we will review the challenges of large FCBGA in terms of board level, meanwhile we will explore possible solutions to address each challenge, and then we conduct DOE (design of expirement) to verify the solutions for large FCBGA at board level.
引用
收藏
页码:1962 / 1967
页数:6
相关论文
共 6 条
[1]  
[Anonymous], 2002, IPC970
[2]   Reflow Warpage Induced Interconnect Gaps between Package/PCB and PoP Top/Bottom Packages [J].
Peng, Kaiqiang ;
Xu, Wei ;
Qin, Zhenkai ;
Feng, Lei ;
Lai, Linlin ;
Koh, Wei .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :1378-1383
[3]  
Tian W., 2015, P IEEE EL PACK TECHN, P1134
[4]   Cu Bump Flip Chip Package Reliability on 28nm Technology [J].
Tsao, P. H. ;
Hsu, Steven ;
Kuo, Y. L. ;
Chen, J. H. ;
Chang, Abel ;
Pu, H. P. ;
Chu, L. H. ;
Lii, M. J. .
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, :1148-1153
[5]   Assembly Challenges for 75x75mm Large Body FCBGA with Emerging High Thermal Interface Material (TIM) [J].
Tung, Fletcher ;
Lu, Max ;
Lan, Albert ;
Pan, Steward .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :130-135
[6]   Board Level Reliability Optimization for 3D IC Packages with Extra Large Interposer [J].
Yip, Laurene ;
Hariharan, Ganesh ;
Chaware, Raghu ;
Singh, Inderjit ;
Lee, Tom .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :1269-1275