Performance evaluation of an on-chip multi-threaded processor with cache memory managed by logical thread number

被引：0
作者：
Nakajo, H
Yamato, M
Kawahara, S
Kato, N
Sasada, K
Sato, M
Namiki, M
机构：
来源：
PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4 | 2003年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：1775 / 1781
页数：7
相关论文
共 39 条
  • [21] Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy
    Oboril, Fabian
    Bishnoi, Rajendra
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (03) : 367 - 380
  • [22] Evaluation Method of Synchronization for Shared-Memory On-Chip Many-Core Processor
    Song, Fenglong
    Liu, Zhiyong
    Fan, Dongrui
    Huang, He
    Yuan, Nan
    Yu, Lei
    Zhang, Junchao
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, PROCEEDINGS, 2009, : 571 - 576
  • [23] Design and evaluation of high performance microprocessor with reconfigurable on-chip memory
    Ohneda, T
    Kondo, M
    Imai, M
    Nakamura, H
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 211 - 216
  • [24] Effective Hardware-Level Thread Synchronization for High Performance and Power Efficiency in Application Specific Multi-Threaded Embedded Processors
    Wickramasinghe, Mahanama
    Guo, Hui
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 311 - 318
  • [25] A Multi-Cache System for On-Chip Memory Optimization in FPGA-Based CNN Accelerators
    Pacini, Tommaso
    Rapuano, Emilio
    Dinelli, Gianmarco
    Fanucci, Luca
    ELECTRONICS, 2021, 10 (20)
  • [26] A 45nm 24MB On-Die L3 Cache for the 8-Core Multi-threaded Xeon® Processor
    Chang, Jonathan
    Chen, Szu-Liang
    Chen, Wei
    Chiu, Siufu
    Faber, Robert
    Ganesan, Raghuraman
    Grgek, Marijana
    Lukka, Venkata
    Mar, Wei Wing
    Vash, James
    Rusu, Stefan
    Zhang, Kevin
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 152 - 153
  • [27] Cache-Emulated Register File: An Integrated On-Chip Memory Architecture for High Performance GPGPUs
    Jing, Naifeng
    Wang, Jianfei
    Fan, Fengfeng
    Yu, Wenkang
    Jiang, Li
    Li, Chao
    Liang, Xiaoyao
    2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [28] Performance analysis of on-chip cache and main memory compression systems for high-end parallel computers
    Yim, KS
    Kim, JH
    Koh, K
    PDPTA '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2004, : 469 - 475
  • [29] Energy Evaluation for Two-level On-chip Cache with Non-Volatile Memory on Mobile Processors
    Matsuno, Shota
    Tawada, Masashi
    Yanagisawa, Masao
    Kimura, Shinji
    Togawa, Nozomu
    Sugibayashi, Tadahiko
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [30] Design and Evaluation of a Media-oriented Vector Processor with a Multi-banked Cache Memory
    Gao, Ye
    Shoji, Naold
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    Kobayashi, Hiroaki
    2013 IEEE 11TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2013, : 78 - 87
1234