Fermi-level pinning in full metal/high-k/SiO2/Si stacks

被引：4

作者：

Huang, Anping ^{[1
]}

Zhang, Xinjiang ^{[1
]}

Li, Yue ^{[1
]}

Wang, Mei ^{[1
]}

Xiao, Zhisong ^{[1
]}

机构：

[1] Beihang Univ, Sch Phys, Beijing 100191, Peoples R China

来源：

JOURNAL OF APPLIED PHYSICS | 2017年 / 122卷 / 19期

基金：

中国国家自然科学基金;

关键词：

WORK-FUNCTION; METAL GATE; DEVICES; TECHNOLOGY; INTERFACES; FINFET;

D O I：

10.1063/1.5005570

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

Fermi-level pinning (FLP) in full Metal/High-k/SiO2/Si stacks is investigated based on the improved electron state density (IESD) model. The SiO2 interlayer between the high-k layer and Si and the effects of the high-k/SiO2/Si interface on FLP are analyzed. The effective work function (EWF) is influenced by the density of states in high-k/SiO2/Si stacks with the exception of the effects of the electron state density in the metal gate. The IESD model provides physical insights and is a simple and convenient method to calculate the EWF of MOS devices with different types. (C) 2017 Author(s).

引用

页数：6

共 50 条

[21] Fermi-level depinning of 2D transition metal dichalcogenide transistors [J].

Chen, Ruo-Si ;

Ding, Guanglong ;

Zhou, Ye ;

Han, Su-Ting .

JOURNAL OF MATERIALS CHEMISTRY C, 2021, 9 (35) :11407-11427

[22] Low Temperature Deposition of High-k/Metal Gate Stacks on High-Sn Content (Si)GeSn-Alloys [J].

Schulte-Braucks, C. ;

von den Driesch, N. ;

Glass, S. ;

Tiedemann, A. T. ;

Breuer, U. ;

Besmehn, A. ;

Hartmann, J-M. ;

Ikonic, Z. ;

Zhao, Q. T. ;

Mantl, S. ;

Buca, D. .

ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (20) :13133-13139

[23] Carrier Polarity Control in α-MoTe2 Schottky Junctions Based on Weak Fermi-Level Pinning [J].

Nakaharai, Shu ;

Yamamoto, Mahito ;

Ueno, Keiji ;

Tsukagoshi, Kazuhito .

ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (23) :14732-14739

[24] High-k/Metal Gate Stacks in Gate First and Replacement Gate Schemes [J].

Kesapragada, Sree ;

Wang, Rongjun ;

Liu, Dave ;

Liu, Guojun ;

Xie, Zhigang ;

Ge, Zhenbin ;

Yang, Haichun ;

Lei, Yu ;

Lu, Xinliang ;

Tang, Xianmin ;

Lei, Jianxin ;

Allen, Miller ;

Gandikota, Srinivas ;

Moraes, Kevin ;

Hung, Steven ;

Yoshida, Naomi ;

Chang, Chorng-Ping .

2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, :256-259

[25] New Insight on the Frequency Dependence of TDDB in High-k/Metal Gate Stacks [J].

Bezza, A. ;

Rafik, M. ;

Roy, D. ;

Federspiel, X. ;

Mora, P. ;

Ghibaudo, G. .

2013 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2013, :11-14

[26] Tuning of Fermi level position at HfNx/SiO2 interface [J].

Rothschild, J. A. ;

Eizenberg, M. .

APPLIED PHYSICS LETTERS, 2009, 94 (08)

[27] Atomic layer-deposited platinum in high-k/metal gate stacks [J].

Henkel, Christoph ;

Abermann, Stephan ;

Bethge, Ole ;

Bertagnolli, Emmerich .

SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (12)

[28] Role of charge transfer, dipole-dipole interactions, and electrostatics in Fermi-level pinning at a molecular heterojunction on a metal surface [J].

Amsalem, P. ;

Niederhausen, J. ;

Wilke, A. ;

Heimel, G. ;

Schlesinger, R. ;

Winkler, S. ;

Vollmer, A. ;

Rabe, J. P. ;

Koch, N. .

PHYSICAL REVIEW B, 2013, 87 (03)

[29] Low-power DRAM-compatible Replacement Gate High-k/Metal Gate Stacks [J].

Ritzenthaler, R. ;

Schram, T. ;

Bury, E. ;

Spessot, A. ;

Caillat, C. ;

Srividya, V. ;

Sebaai, F. ;

Mitard, J. ;

Ragnarsson, L. -A. ;

Groeseneken, G. ;

Horiguchi, N. ;

Fazan, P. ;

Thean, A. .

SOLID-STATE ELECTRONICS, 2013, 84 :22-27

[30] Origin of the Flatband-Voltage Roll-Off Phenomenon in Metal/High-k Gate Stacks [J].

Bersuker, Gennadi ;

Park, Chang Seo ;

Wen, Huang-Chun ;

Choi, K. ;

Price, Jimmy ;

Lysaght, Patrick ;

Tseng, Hsing-Huang ;

Sharia, O. ;

Demkov, Alex ;

Ryan, Jason T. ;

Lenahan, P. .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) :2047-2056

← 1 2 3 4 5 →