Fermi-level pinning in full metal/high-k/SiO2/Si stacks

被引：4
|
作者：
Huang, Anping [1 ]
Zhang, Xinjiang [1 ]
Li, Yue [1 ]
Wang, Mei [1 ]
Xiao, Zhisong [1 ]
机构：
[1] Beihang Univ, Sch Phys, Beijing 100191, Peoples R China
来源：
JOURNAL OF APPLIED PHYSICS | 2017年 / 122卷 / 19期
基金：
中国国家自然科学基金;
关键词：
WORK-FUNCTION; METAL GATE; DEVICES; TECHNOLOGY; INTERFACES; FINFET;
D O I：
10.1063/1.5005570
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
Fermi-level pinning (FLP) in full Metal/High-k/SiO2/Si stacks is investigated based on the improved electron state density (IESD) model. The SiO2 interlayer between the high-k layer and Si and the effects of the high-k/SiO2/Si interface on FLP are analyzed. The effective work function (EWF) is influenced by the density of states in high-k/SiO2/Si stacks with the exception of the effects of the electron state density in the metal gate. The IESD model provides physical insights and is a simple and convenient method to calculate the EWF of MOS devices with different types. (C) 2017 Author(s).
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Fermi-Level Pinning at Metal/High-k Interface Influenced by Electron State Density of Metal Gate
    Yang, Z. C.
    Huang, A. P.
    Zheng, X. H.
    Xiao, Z. S.
    Liu, X. Y.
    Zhang, X. W.
    Chu, Paul K.
    Wang, W. W.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1101 - 1103
  • [2] Control of dipole properties in high-k and SiO2 stacks on Si substrates with tricolor superstructure
    Hotta, Yasushi
    Kawayama, Iwao
    Miyake, Shozo
    Saiki, Ikuya
    Nishi, Shintaro
    Yamahara, Kota
    Arafune, Koji
    Yoshida, Haruhiko
    Satoh, Shin-ichi
    Sawamoto, Naomi
    Ogura, Atsushi
    Ito, Akira
    Nakanishi, Hidetoshi
    Tonouchi, Masayoshi
    Tabata, Hitoshi
    APPLIED PHYSICS LETTERS, 2018, 113 (01)
  • [3] Fermi-level pinning induced thermal instability in the effective work function of TaN in TaN/SiO2 gate stack
    Ren, C
    Yu, HY
    Kang, JF
    Hou, YT
    Li, ME
    Wang, WD
    Chan, DSH
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (03) : 123 - 125
  • [4] On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks
    Kar, Samares
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2014, 3 (03) : N30 - N38
  • [5] Interface dipole engineering in metal gate/high-k stacks
    Huang AnPing
    Zheng XiaoHu
    Xiao ZhiSong
    Wang Mei
    Di ZengFeng
    Chu, Paul K.
    CHINESE SCIENCE BULLETIN, 2012, 57 (22): : 2872 - 2878
  • [6] Dopant-free FUSI PtxSi metal gate for high work function and reduced Fermi-level pinning
    Park, CS
    Cho, BJ
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (11) : 796 - 798
  • [7] Carrier scattering in high-k/metal gate stacks
    Zeng, Zaiping
    Triozon, Francois
    Niquet, Yann-Michel
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)
  • [8] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2/Si stacked MOSFETs
    Ma Fei
    Liu Hong-Xia
    Fan Ji-Bin
    Wang Shu-Long
    CHINESE PHYSICS B, 2012, 21 (10)
  • [9] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2 /Si stacked MOSFETs
    马飞
    刘红侠
    樊继斌
    王树龙
    Chinese Physics B, 2012, (10) : 443 - 449
  • [10] Effect of oxide structure on the Fermi-level pinning at metal/Gd2O3 interfaces
    Lipp, E.
    Eizenberg, M.
    Czernohorsky, M.
    Osten, H. J.
    APPLIED PHYSICS LETTERS, 2008, 93 (19)
12345