An FPGA-based quantum circuit emulation framework using heisenberg representation

被引:1
作者
Lee, Y. H. [1 ]
Khalil-Hani, M. [1 ]
Marsono, M. N. [1 ]
机构
[1] Univ Teknol Malaysia, Fac Elect Engn, Skudai 81310, Jonor, Malaysia
关键词
FPGA emulation; Heisenberg representation; stabilizer circuit; quantum Fourier transform;
D O I
10.1142/S0219749918500521
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
While physical realization of practical large-scale quantum computers is still ongoing, theoretical research of quantum computing applications is facilitated on classical computing platforms through simulation and emulation methods. Nevertheless, the exponential increase in resource requirement with the increase in the number of qubits is an inherent issue in classical modeling of quantum systems. In the effort to alleviate the critical scalability issue in existing FPGA emulation works, a novel FPGA-based quantum circuit emulation framework based on Heisenberg representation is proposed in this paper. Unlike previous works that are restricted to the emulations of quantum circuits of small qubit sizes, the proposed FPGA emulation framework can scale-up to 120-qubit on Altera Stratix IV FPGA for the stabilizer circuit case study while providing notable speed-up over the equivalent simulation model.
引用
收藏
页数:27
相关论文
共 24 条
[1]   Improved simulation of stabilizer circuits [J].
Aaronson, S ;
Gottesman, D .
PHYSICAL REVIEW A, 2004, 70 (05) :052328-1
[2]  
[Anonymous], 2011, PROC IEEE 2 LATIN AM
[3]  
[Anonymous], AUSTR S PAR DISTR CO
[4]  
[Anonymous], ARXIV160107195
[5]  
[Anonymous], ARXIVQUANTPH9807006
[6]  
[Anonymous], ARXIVQUANTPH0301040
[7]  
[Anonymous], IEEE COMP SOC ANN S
[8]  
[Anonymous], QCM QUANTUM CIRCUIT
[9]  
[Anonymous], 2014, THESIS
[10]   CONDITIONAL QUANTUM DYNAMICS AND LOGIC GATES [J].
BARENCO, A ;
DEUTSCH, D ;
EKERT, A ;
JOZSA, R .
PHYSICAL REVIEW LETTERS, 1995, 74 (20) :4083-4086