Digital correction of frequency response mismatches in 2-channel time-interleaved ADCs using adaptive I/Q signal processing

被引：8

作者：

Singh, Simran ^{[1
,2
]}

Valkama, Mikko ^{[2
]}

Epp, Michael ^{[1
]}

Anttila, Lauri ^{[2
]}

Schlecker, Wolfgang ^{[1
]}

Ingber, Elmar ^{[1
]}

机构：

[1] Airbus Def & Space, D-89077 Ulm, Germany

[2] Tampere Univ Technol, Dept Elect & Commun Engn, FIN-33101 Tampere, Finland

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2015年 / 82卷 / 03期

基金：

芬兰科学院;

关键词：

Time-interleaved ADC; Digitally assisted analog (DASA); Circularity; Frequency response mismatch identification; Complex I/Q signal processing; COMPENSATION; CALIBRATION; ERRORS;

D O I：

10.1007/s10470-014-0476-9

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel adaptive compensation architecture for the frequency response mismatch of 2-channel time-interleaved ADC (TI-ADC) is proposed for developing high-performance self-adaptive systems. The proposed approach overcomes the existing methods in the sense that the TI-ADC mismatch identification can be performed without allocating a region where only the TI-ADC mismatch spurs are present. This is accomplished via mapping the TI-ADC problem into an I/Q mismatch problem which allows deploying complex statistical signal processing. As proof of concept, the compensation architecture is demonstrated and tested on a 16-bit TI-ADC measured hardware data.

引用

页码：543 / 555

页数：13

共 28 条

[1]

[Anonymous], 2013, European Patent Application, Patent No. [13 001 057.2, 130010572]

[2]

[Anonymous], 2012, P IEEE CUSTOM INTEGR, DOI DOI 10.1109/CICC.2012.6330655

[3]

Anttila L., 2006, PIMRC 2006, P1

[4] Circularity-based I/Q imbalance compensation in wideband direct-conversion receivers [J].

Anttila, Lauri ;

Valkama, Mikko ;

Renfors, Markku .

IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2008, 57 (04) :2099-2113

[5]

Anttila L, 2007, INT CONF ACOUST SPEE, P245

[6] TIME INTERLEAVED CONVERTER ARRAYS [J].

BLACK, WC ;

HODGES, DA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029

[7] A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration [J].

El-Chammas, Manar ;

Murmann, Boris .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) :838-847

[8]

Harris F, 2012, MIDWEST SYMP CIRCUIT, P1140, DOI 10.1109/MWSCAS.2012.6292226

[9] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques [J].

Huang, Chun-Cheng ;

Wang, Chung-Yi ;

Wu, Jieh-Tsorng .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) :848-858

[10] Blind calibration of timing offsets for four-channel time-interleaved ADCs [J].

Huang, Steven ;

Levy, Bernard C. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) :863-876

← 1 2 3 →