A Multi-Channel Spike Sorting Processor With Accurate Clustering Algorithm Using Convolutional Autoencoder

被引:10
作者
Seong, Changyu [1 ,2 ]
Lee, Wonjae [1 ,2 ]
Jeon, Dongsuk [1 ,2 ]
机构
[1] Seoul Natl Univ, Res Inst Convergence Sci, Grad Sch Convergence Sci & Technol, Seoul 08826, South Korea
[2] Seoul Natl Univ, Inter Univ Semicond Res Ctr, Seoul 08826, South Korea
基金
新加坡国家研究基金会;
关键词
Clustering algorithms; Feature extraction; Sorting; Training; Image reconstruction; Real-time systems; Autoencoder; neural recording; real-time recording; spike sorting; FEATURE-EXTRACTION;
D O I
10.1109/TBCAS.2021.3134660
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
This paper presents a spike sorting processor based on an accurate spike clustering algorithm. The proposed spike sorting algorithm employs an L2-normalized convolutional autoencoder to extract features from the input, where the autoencoder is trained using the proposed spike sorting-aware loss. In addition, we propose a similarity-based K-means clustering algorithm that conditionally updates the means by observing the cosine similarity. The modified K-means algorithm exhibits better convergence and enables online clustering with higher classification accuracy. We implement a spike sorting processor based on the proposed algorithm using an efficient time-multiplexed hardware architecture in a 40-nm CMOS process. Experimental results show that the processor consumes 224.75 mu W/mm(2) when processing 16 input channels at 7.68 MHz and 0.55 V. Our design achieves 95.54% clustering accuracy, outperforming prior spike sorting processor designs.
引用
收藏
页码:1441 / 1453
页数:13
相关论文
共 27 条
  • [1] MULTI-SPIKE TRAIN ANALYSIS
    ABELES, M
    GOLDSTEIN, MH
    [J]. PROCEEDINGS OF THE IEEE, 1977, 65 (05) : 762 - 773
  • [2] An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With 0.175 μW/Channel in 65-nm CMOS
    Anh Tuan Do
    Zeinolabedin, Seyed Mohammad Ali
    Jeon, Dongsuk
    Sylvester, Dennis
    Kim, Tony Tae-Hyoung
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (01) : 126 - 137
  • [3] [Anonymous], 2004, DAT 3 EX CONT HUM SI
  • [4] Aytekin C, 2018, IEEE IJCNN
  • [5] Complexity Optimization and High-Throughput Low-Latency Hardware Implementation of a Multi-Electrode Spike-Sorting Algorithm
    Dragas, Jelena
    Jaeckel, David
    Hierlemann, Andreas
    Franke, Felix
    [J]. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2015, 23 (02) : 149 - 158
  • [6] Deep-learned spike representations and sorting via an ensemble of auto-encoders
    Eom, Junsik
    Park, In Yong
    Kim, Sewon
    Jang, Hanbyol
    Park, Sanggeon
    Huh, Yeowool
    Hwang, Dosik
    [J]. NEURAL NETWORKS, 2021, 134 : 131 - 142
  • [7] Franke F, 2015, J COMPUT NEUROSCI, V38, P439, DOI 10.1007/s10827-015-0547-7
  • [8] Spike Sorting The first step in decoding the brain
    Gibson, Sarah
    Judy, Jack W.
    Markovi, Dejan
    [J]. IEEE SIGNAL PROCESSING MAGAZINE, 2012, 29 (01) : 124 - 143
  • [9] Technology-Aware Algorithm Design for Neural Spike Detection, Feature Extraction, and Dimensionality Reduction
    Gibson, Sarah
    Judy, Jack W.
    Markovic, Dejan
    [J]. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2010, 18 (05) : 469 - 478
  • [10] Guo XF, 2017, PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P1753