Simple PWM technique of capacitor voltage balance for three-level inverter with DC-link voltage sensor only

被引:21
作者
Lai, Yen-shin [1 ]
Chou, Yi-Kai [1 ]
Pai, Sheng-Yu [2 ]
机构
[1] Natl Taipei Univ Technol, Ctr Power Elect Technol, Taipei, Taiwan
[2] Sine Wave Tech Corp, Taipei, Taiwan
来源
IECON 2007: 33RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, CONFERENCE PROCEEDINGS | 2007年
关键词
three-level inverter; pulse-width modulation; space rector modulation;
D O I
10.1109/IECON.2007.4460351
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a simple MAIM technique of capacitor voltage balance for three-level inverters. for file presented PWM technique only DC-link voltage sensor is required. As compared to previous methods, current sensor is not required for the presented technique. Moreover, number of sectors per sextant Is divided into six sectors rather than four. The presented PWM technique slightly modifies conventional space vector modulation technique by adding a control factor which is used to adjust the distribution of vector times of middle voltage vector according to the voltage of DC-link capacitors. The presented PWM technique is realized using a digital signal processor and experimental results show that the voltage balance of the DC-link, capacitors can be achieved even the voltage difference is up to 100 V for a 300V DC-link system. The harmonic contents of the presented PWM technique and the effect or control factor on the voltage balance are also investigated in this paper. Experimental results derived from a three-phase induction motor drive system are presented to confirm the presented techniques.
引用
收藏
页码:1749 / +
页数:2
相关论文
共 13 条
[1]   Simple control strategy for balancing the DC-link voltage of neutral-point-clamped inverter at low modulation index [J].
Kang, DW ;
Ma, CS ;
Kim, TJ ;
Hyun, DS .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2004, 151 (05) :569-575
[2]   Neutral-point clamped three-level general purpose inverter - Features, benefits and applications [J].
Krug, HP ;
Kume, T ;
Swamy, M .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :323-328
[3]  
LEE YH, 2001, IEEE T POWER ELECTR, P545
[4]  
Lixiang Wei, 1999, Proceedings of the IEEE 1999 International Conference on Power Electronics and Drive Systems. PEDS'99. (Cat. No.99TH8475), P745, DOI 10.1109/PEDS.1999.792798
[5]   A NEW NEUTRAL-POINT-CLAMPED PWM INVERTER [J].
NABAE, A ;
TAKAHASHI, I ;
AKAGI, H .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1981, 17 (05) :518-523
[6]   A neutral-point potential balancing algorithm for three-level NPC inverters using analytically injected zero-sequence voltage [J].
Qiang, S ;
Liu, WH ;
Yu, QG ;
Xie, XR ;
Wang, ZH .
APEC 2003: EIGHTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2003, :228-233
[7]  
RATYANAKE KRM, 1999, C REC IEE IND APPL S, P1950
[8]  
STEINKE J, 1989, P EPE 89, P1267
[9]   A carrier-based PWM scheme for neutral-point voltage balancing in three-level inverters [J].
Tallam, RM ;
Naik, R ;
Nondahl, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2005, 41 (06) :1734-1743
[10]  
Tanamachi T., 1994, U.S. Patent, Patent No. [5 361-196, 5361196]