A field-programmable analog array using translinear elements

被引:8
作者
Abramson, DN [1 ]
Gray, JD [1 ]
Subramanian, S [1 ]
Hasler, P [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS | 2005年
关键词
D O I
10.1109/IWSOC.2005.8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A field programmable analog array that uses translinear elements for computation is introduced. The system uses floating-gate transistors to implement switch networks and MITEs to create reconfigurable translinear networks. The system architecture includes 3 MITE CABs, 1 specialized CAB for implementing four quadrant and dynamic functions, and a global switch matrix used to connect them. A squaring circuit, a square root circuit, a 2(nd)-order translinear loop, a vector magnitude circuit, and a 1(st)-order log-domain filter are programmed onto the device and results are presented in order to demonstrate the reconfigurability of the system.
引用
收藏
页码:425 / 428
页数:4
相关论文
共 9 条
[1]  
Hall T. S., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
[2]  
Hall TS, 2002, LECT NOTES COMPUT SC, V2438, P424
[3]  
LEE KFE, 1998, IEEE INT SOLIDST C D, P198
[4]  
LO GHJ, 2004, P IEEE INT S CIRC SY, V1
[5]   Synthesis of static and dynamic multiple-input translinear element networks [J].
Minch, BA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) :409-421
[6]  
MULDER J, 1999, DYNAMIC TRANSLINEAR
[7]   A field programmable analog array for CMOS continuous-time OTA-C filter applications [J].
Pankiewicz, B ;
Wojcikowski, M ;
Szczepanski, S ;
Sun, YC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (02) :125-136
[8]  
SUBRAMANIAN S, 2004, P IEEE INT S CIRC SY, V1, P1
[9]  
2003, ANADIGM FPAA FAM MAR