Physics of deep submicron CMOS VLSI

被引:0
|
作者
Buss, DD [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
来源
关键词
D O I
暂无
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
The Integrated Circuit (IC) was invented in 1958, and modem CMOS was invented in 1980. The semiconductor physics that underlies the IC was discovered in the early part of the past century, and, by the early 60's, it was simplified and codified such that it could be used by engineers to design transistors of ever shrinking size and increasing performance. However, in recent years, the "Electrical Engineering Physics" of the 60's is becoming increasingly inadequate. Empirical corrections are being made to allow for quantum and non-equilibrium Boltzmann transport effects. Moreover, as features in CMOS transistors reach atomic dimensions, continuum physics is no longer adequate, and devices must be designed increasingly, at the atomic level. As transistors approach the end of scaling, the physics to design them will become increasingly complex, and Electrical Engineering Physics will no longer suffice.
引用
收藏
页码:1591 / 1594
页数:4
相关论文
共 50 条
  • [21] Multigigahertz TSPC circuits in deep submicron CMOS
    Yuan, J
    Svensson, C
    PHYSICA SCRIPTA, 1999, T79 : 283 - 286
  • [22] Interconnect strategies for deep submicron CMOS manufacture
    Mark, C
    Rose, K
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 413 - 418
  • [23] Transition time modeling in deep submicron CMOS
    Maurine, P
    Rezzoug, M
    Azemard, N
    Auvergne, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) : 1352 - 1363
  • [24] Single event transients in deep submicron CMOS
    Hass, KJ
    Gambles, JW
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 122 - 125
  • [25] Deep submicron CMOS technologies for the LHC experiments
    Jarron, P
    Anelli, G
    Calin, T
    Cosculluela, J
    Campbell, B
    Delmastro, M
    Faccio, F
    Giraldo, A
    Heijne, E
    Kloukinas, K
    Letheren, M
    Nicolaidis, M
    Moreira, P
    Paccagnella, A
    Marchioro, A
    Snoeys, W
    Velazco, R
    NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 1999, 78 : 625 - 634
  • [26] Picosecond laser microscopy for investigating localization of alpha particle induced soft error rates in deep submicron CMOS VLSI
    Laird, J. S.
    Chen, Y.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 731 - 732
  • [27] Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI
    Johannah, J. Jeba
    Korah, Reeba
    Kalavathy, Maria
    Sivanandham
    MICROELECTRONICS JOURNAL, 2017, 62 : 137 - 145
  • [28] Is IDDQ testing not applicable for deep submicron VLSI in year 2011?
    Lu, CW
    Lee, CL
    Su, CC
    Chen, JE
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 338 - 341
  • [29] Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI
    Ker, MD
    Wu, CY
    Chang, HH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (04) : 588 - 598
  • [30] Deep submicron CMOS for millimeter wave power applications
    Ferndahl, Mattias
    Nemati, Hossein
    Parvais, Bertrand
    Zirath, Herbert
    Decoutere, Stefaan
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2008, 18 (05) : 329 - 331