共 50 条
- [3] A Novel Approach for Leakage Power Reduction in Deep Submicron Technologies in CMOS VLSI Circuits 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
- [4] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies IEEE Trans Semicond Manuf, 4 (396-402):
- [6] GDNMOS Design for ESD protection in Submicron CMOS VLSI 2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 432 - 435
- [7] CONTAMINATION CONTROL FOR A SUBMICRON CMOS VLSI ULSI FACTORY 9TH INTERNATIONAL SYMPOSIUM ON CONTAMINATION CONTROL : EXPLORING WORLD PARTNERSHIPS IN TECHNOLOGY, 1988, : 104 - 109
- [8] Datapath allocation algorithm for deep submicron VLSI 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1411 - 1414
- [9] Submicron CMOS transient test structure for low power VLSI 1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 759 - 762
- [10] SoC integration in deep submicron CMOS IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 653 - 656