Surface Potential Based Model of Ultra-Thin Fully Depleted SOI MOSFET for IC Simulations

被引：0
作者：
Rozeau, Olivier
Jaud, Marie-Anne
Poiroux, Thierry
Benosman, Mohamed
机构：
来源：
2011 IEEE INTERNATIONAL SOI CONFERENCE | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：22
相关论文
共 50 条
[31]   New findings NBTI in partially depleted SOI transistors with ultra-thin gate dielectrics [J].
Zhang, J ;
Marathe, A ;
Taylor, K ;
Zhao, E ;
En, B .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :687-688
[32]   Ultra-Thin Body SOI MOSFET交流特性分析和结构优化 [J].
田豫 ;
黄如 .
半导体学报, 2005, (01) :120-125
[33]   HiSIM-SOTB: A Compact Model for SOI-MOSFET with Ultra-Thin Si-Layer and BOX [J].
Miura-Mattausch, M. ;
Feldmann, U. ;
Kikuchihara, H. ;
Nakagawa, T. ;
Ichimiya, H. ;
Miyake, M. ;
Iizuka, T. ;
Mattausch, H. J. .
NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, :792-795
[34]   PSP-SOI: A surface potential based compact model of partially depleted SOI MOSFETs [J].
Wu, W. ;
Li, X. ;
Gildenblat, G. ;
Workman, G. ;
Veeraraghavan, S. ;
McAndrew, C. ;
van Langevelde, R. ;
Smit, G. D. J. ;
Scholten, A. J. ;
Klaassen, D. B. M. ;
Watts, J. .
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, :41-+
[35]   SP-SOI: A third generation surface potential based compact SOI MOSFET model [J].
Wu, W ;
Li, X ;
Wang, H ;
Gildenblat, G ;
Workman, G ;
Veeraraghavan, S ;
McAndrew, C .
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, :819-822
[36]   Performance Analysis of Fully Depleted Ultra Thin-Body (FD UTB) SOI MOSFET Based CMOS Inverter Circuit for Low Power Digital Applications [J].
Mishra, Vimal Kumar ;
Chauhan, R. K. .
INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 2, INDIA 2016, 2016, 434 :375-382
[37]   Hot-carrier degradation in ultra-thin fully-depleted accumulation-mode SIMOX n-MOSFET's [J].
Faynot, O., 1600, Publ by Elsevier Science Publ Co Inc, New York, NY, United States (22) :1-4
[38]   Capacitance network model of the short channel effect for 0.1 μm fully depleted SOI MOSFET [J].
Koh, Risho ;
Kato, Haruo ;
Matsumoto, Hiroshi .
Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1996, 35 (2 B) :996-1000
[39]   A two-dimensional subthreshold current model for fully depleted strained-SOI MOSFET [J].
Qin Shan-Shan ;
Zhang He-Ming ;
Hu Hui-Yong ;
Qu Jiang-Tao ;
Wang Guan-Yu ;
Xiao Qing ;
Shu Yu .
ACTA PHYSICA SINICA, 2011, 60 (05)
[40]   Electron transport in silicon nanostructures based on ultra-thin SOI [J].
Pouydebasque, A ;
Montes, L ;
Zimmermann, J ;
Balestra, F ;
Fraboulet, D ;
Mariolle, D ;
Gautier, J ;
Schopfer, F ;
Bouchiat, V ;
Saminadayar, L .
JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3) :97-101
12345