Surface Potential Based Model of Ultra-Thin Fully Depleted SOI MOSFET for IC Simulations

被引：0
作者：
Rozeau, Olivier
Jaud, Marie-Anne
Poiroux, Thierry
Benosman, Mohamed
机构：
来源：
2011 IEEE INTERNATIONAL SOI CONFERENCE | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：22
相关论文
共 50 条
[1]   Modeling of Doping Effects in Surface Potential Based Compact Model of Fully Depleted SOI MOSFET [J].
Martinie, Sebastien ;
Rozeau, Olivier ;
Kolev, Plamen ;
Scheer, Patrick ;
El Ghouli, Salim ;
Juge, Andre ;
Lee, Harrison ;
Poiroux, Thierry .
2021 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2021), 2021, :289-292
[2]   A surface-potential-based non-charge-sheet core model for fully depleted SOI MOSFET [J].
Zhang, Jian ;
He, Jin ;
Zhang, Lining ;
Zheng, Rui ;
Feng, He ;
Fu, Yue ;
Zhang, Xing .
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, :569-572
[3]   A physically based compact device model for fully depleted and nearly fully depleted SOI MOSFET [J].
Banna, SR ;
Chan, PCH ;
Chan, M ;
Ko, PK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) :1914-1923
[4]   Ultra-thin SOI/BOX Layers and Next Generations Planar Fully Depleted Substrates [J].
Schwarzenbach, W. ;
Barec, V. ;
Cauchy, X. ;
Daval, N. ;
Kerdiles, S. ;
Boedt, F. ;
Bonnin, O. ;
Nguyen, B. -Y. ;
Maleville, C. .
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06) :227-230
[5]   A NOVEL TECHNIQUE FOR FABRICATION OF FULLY DEPLETED CMOS DEVICES IN ULTRA-THIN SOI FILMS [J].
KARULKAR, PC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2622-2622
[6]   A unified analytical fully depleted and partially depleted SOI MOSFET model [J].
Jang, SL ;
Huang, BR ;
Ju, JJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (09) :1872-1876
[7]   Comparison and generalization of recent surface potential models for fully depleted SOI MOSFET's [J].
Niu, GF ;
Chen, RMM ;
Ruan, G .
1996 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1996, :29-32
[8]   Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects [J].
Eminente, S. ;
Cristoloveanu, S. ;
Clerc, R. ;
Ohata, A. ;
Ghibaudo, G. .
SOLID-STATE ELECTRONICS, 2007, 51 (02) :239-244
[9]   Electrostatic discharge effects in irradiated fully depleted SOI MOSFETs with ultra-thin gate oxide [J].
Gerardin, Simone ;
Griffoni, Alessio ;
Tazzoli, Augusto ;
Cester, Andrea ;
Meneghesso, Gaudenzio ;
Paccagnella, Alessandro .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) :2204-2209
[10]   A FULLY DEPLETED LEAN-CHANNEL TRANSISTOR(DELTA) - A NOVEL VERTICAL ULTRA THIN SOI MOSFET [J].
HISAMOTO, D ;
KAGA, T ;
KAWAMOTO, Y ;
TAKEDA, E .
1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, :833-836
12345