Design of a CDMA system in FPGA technology

被引:0
作者
Bererber, S. M. [1 ]
Wang, C. [1 ]
Wei, K. K. [1 ]
机构
[1] Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand
来源
2007 IEEE 65TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6 | 2007年
关键词
bit error rate (BER); code division multi-access; chaos; field programmable gate arrays;
D O I
10.1109/VETECS.2007.627
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design and implementation of a chaos-based code division multiple access (CDMA) system in FPGA (field programmable gate array) technology. A chaos-based CDMA system uses chaotic sequences as spreading codes to encode each user's message. The user's message can again be separated by the orthogonal property of chaotic sequences at the receiver. Chaos-based communication systems offer higher security than conventional CDMA systems. The system is implemented in Altera Cyclone EP1C20 Nios II Development Board. This paper also presents a system performance analysis by obtaining BER (bit error rate) results from the prototype, computer software simulation and theoretical calculation. The effects of changing the number of users, spreading factor and the inclusion of FIR (finite impulse response) filters on the system performance have been investigated. Real-time transmission of music signals is demonstrated using the prototype implemented in Altera APEX20KE DSP Development Board.
引用
收藏
页码:3061 / 3065
页数:5
相关论文
共 50 条
  • [31] A 3-D Multi-Stable System With a Peanut-Shaped Equilibrium Curve: Circuit Design, FPGA Realization, and an Application to Image Encryption
    Sambas, Aceng
    Vaidyanathan, Sundarapandian
    Tlelo-Cuautle, Esteban
    Abd-El-Atty, Bassem
    Abd El-Latif, Ahmed A.
    Guillen-Fernandez, Omar
    Sukono
    Hidayat, Yuyun
    Gundara, Gugun
    IEEE ACCESS, 2020, 8 (08): : 137116 - 137132
  • [32] A Design of Parallel Content-Defined Chunking System Using Non-Hashing Algorithms on FPGA
    Hung Vuong
    Hung Nguyen
    Linh Tran
    IEEE ACCESS, 2022, 10 : 82036 - 82048
  • [33] Design and Development of Phasor Measurement Unit on FPGA
    Agarwal, Ankit
    Verma, Nisha
    Tiwari, Himani
    Singh, Juhi
    Maheshwari, Varun
    2016 IEEE REGION 10 HUMANITARIAN TECHNOLOGY CONFERENCE (R10-HTC), 2016,
  • [34] Machine Learning for FPGA Electronic Design Automation
    Biscontini, Armando
    Popovici, E.
    Temko, A.
    IEEE ACCESS, 2024, 12 : 182640 - 182662
  • [35] Design and Development of Multifunction Frequency Relay on FPGA
    Maheshwari V.
    Jain A.
    Rawat R.
    Das D.B.
    Saxena A.K.
    Journal of The Institution of Engineers (India): Series B, 2022, 103 (2) : 395 - 404
  • [36] Principle and design of chaotic CDMA for wireless infrared communication
    Sang, T
    Wang, RL
    Yan, YX
    JOURNAL OF INFRARED AND MILLIMETER WAVES, 1999, 18 (04) : 264 - 268
  • [37] Autotuning FPGA design parameters for performance and power
    Mametjanov, Azamat
    Balaprakash, Prasanna
    Choudary, Chekuri
    Hovland, Paul D.
    Wild, Stefan M.
    Sabin, Gerald
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 84 - 91
  • [38] Design Methodology for Offloading Software Executions to FPGA
    Patyk, Tomasz
    Salmela, Perttu
    Pitkanen, Teemu
    Jaaskelainen, Pekka
    Takala, Jarmo
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 65 (02): : 245 - 259
  • [39] New-user identification in a CDMA system
    Halford, KW
    Brandt-Pearce, M
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1998, 46 (01) : 144 - 155
  • [40] Design and Development of Multifunction Voltage Relay on FPGA
    Varshney, Surbhi
    Jain, Swati
    Gupta, Sugandha
    Sakshi
    Maheshwari, Varun
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 270 - 274