Design of a CDMA system in FPGA technology

被引:0
|
作者
Bererber, S. M. [1 ]
Wang, C. [1 ]
Wei, K. K. [1 ]
机构
[1] Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand
来源
2007 IEEE 65TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6 | 2007年
关键词
bit error rate (BER); code division multi-access; chaos; field programmable gate arrays;
D O I
10.1109/VETECS.2007.627
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design and implementation of a chaos-based code division multiple access (CDMA) system in FPGA (field programmable gate array) technology. A chaos-based CDMA system uses chaotic sequences as spreading codes to encode each user's message. The user's message can again be separated by the orthogonal property of chaotic sequences at the receiver. Chaos-based communication systems offer higher security than conventional CDMA systems. The system is implemented in Altera Cyclone EP1C20 Nios II Development Board. This paper also presents a system performance analysis by obtaining BER (bit error rate) results from the prototype, computer software simulation and theoretical calculation. The effects of changing the number of users, spreading factor and the inclusion of FIR (finite impulse response) filters on the system performance have been investigated. Real-time transmission of music signals is demonstrated using the prototype implemented in Altera APEX20KE DSP Development Board.
引用
收藏
页码:3061 / 3065
页数:5
相关论文
共 50 条
  • [1] FPGA realization of an image encryption system using the DCSK-CDMA technique
    Estudillo-Valdez, Miguel-Angel
    Adeyemi, Vincent-Ademola
    Nunez-Perez, Jose -Cruz
    INTEGRATION-THE VLSI JOURNAL, 2024, 96
  • [2] Research of Chaotic encryption system based on FPGA technology
    Liu Qiang
    Fang Jin-Qing
    Zhao Geng
    Li Yong
    ACTA PHYSICA SINICA, 2012, 61 (13)
  • [3] Design and Realization of a Hyperchaotic Memristive System for Communication System on FPGA
    Sahin, Muhammet Emin
    Guler, Hasan
    Hamamci, Serdar Ethem
    TRAITEMENT DU SIGNAL, 2020, 37 (06) : 939 - 953
  • [4] Design issues in a CDMA cellular system with heterogeneous traffic types
    Zou, JL
    Bhargava, VK
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 1998, 47 (03) : 871 - 884
  • [5] Hardware Architecture Design for Hand Gesture Recognition System on FPGA
    Tsai, Tsung-Han
    Ho, Yuan-Chen
    Chi, Po-Ting
    IEEE ACCESS, 2023, 11 : 51767 - 51776
  • [6] FPGA Design and Implementation of a Real-Time Stereo Vision System
    Jin, S.
    Cho, J.
    Pham, X. D.
    Lee, K. M.
    Park, S. -K.
    Kim, M.
    Jeon, J. W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (01) : 15 - 26
  • [7] SYSTEM-INTEGRATION FEATURES AND DEVELOPMENT TOOLS KEY TO FPGA DESIGN
    FAWCETT, BK
    MICROPROCESSORS AND MICROSYSTEMS, 1994, 18 (09) : 547 - 560
  • [8] Design Space Exploration of FPGA-Based System With Multiple DNN Accelerators
    Kedia, Rajesh
    Goel, Shikha
    Balakrishnan, M.
    Paul, Kolin
    Sen, Rijurekha
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (03) : 114 - 117
  • [9] FPGA-based many-core System-on-Chip design
    Baklouti, M.
    Marquet, Ph.
    Dekeyser, J. L.
    Abid, M.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 302 - 312
  • [10] Design and implementation of the MMC simulation system in the heterogeneous FPGA-CPU platform
    Li, Xiongfei
    Mu, Qing
    Zhang, Xing
    Xiang, Yinxing
    Li, Qiao
    He, Guanghui
    JOURNAL OF ENGINEERING-JOE, 2019, (16): : 1721 - 1725