Implementation of RSA Algorithm Using SOPC Technology

被引:0
作者
Cai Ken [1 ]
Liang Xiaoying [2 ]
机构
[1] Zhongkai Univ Agr & Engn, Informat Coll, Guangzhou, Guangdong, Peoples R China
[2] Guangdong Womens Polytech Coll, Guangzhou, Peoples R China
来源
2010 2ND INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY (EBISS 2010) | 2010年
关键词
FPGA; RSA; security; embedded systems; SOPC;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In a highly connected world, security in networks is still a significant challenge for researchers. However, cryptographic algorithms are computationally intensive and a number of security schemes have recently emerged intended to overcome the limit processing and power resource. The processors used in Field Programmable Gate Array (FPGA) embedded systems are known to have a modest performance. This paper presents an innovative system-on-a-programmable-chip (SOPC) based approach for the Rivest-Shamir-Adleman (RSA) algorithms evaluation which is implemented on an Altera Cyclone II FPGA. As compared to traditional customize processor design, the proposed implementation of the RSA processor is believed to be low cost, more flexible.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 7 条
[1]  
[Anonymous], 1973, A Note on Non-Secret Encryption
[2]  
[Anonymous], ALT NIOS 2 PROC REF
[3]  
Clerk Maxwell J., 1892, A Treatise on Electricity and Magnetism, V2, P68
[4]  
J Cong, 2005, FPGA 05 MONT CA US
[5]  
Menezes A., 1996, HDB APPL CRYPTOGRAPH
[6]  
RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI 10.1145/357980.358017
[7]  
Stallings W., 2003, CRYPTOGRAPHY NETWORK