Quality-driven model-based architecture synthesis for real-time embedded SoCs

被引：11

作者：

Jozwiak, Lech ^{[1
]}

Ong, Sien-An ^{[1
]}

机构：

[1] Eindhoven Univ Technol, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands

来源：

JOURNAL OF SYSTEMS ARCHITECTURE | 2008年 / 54卷 / 3-4期

关键词：

embedded systems; real-time systems; system-on-a-chip; system architecture; heterogeneous multi-processor; design methodology; quality-driven design; model-based design; plat form-based design; electronic design automation; architecture synthesis;

D O I：

10.1016/j.sysarc.2007.09.001

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The recent spectacular progress in modern microelectronics created a big stimulus towards development of embedded systems. Unfortunately, it also introduced unusual complexity which results in many serious issues that cannot be resolved without new more adequate development methods and electronic design automation tools for the system-level design. This paper discusses the problem of an efficient model-based multi-objective optimal architecture synthesis for complex hard real-time embedded systems, when using as an example a system-level architecture exploration and synthesis method that we developed. (C) 2007 Elsevier B.V. All rights reserved.

引用

页码：349 / 368

页数：20

共 52 条

[1] Design of an optimal loosely coupled heterogeneous multiprocessor system [J].

Bender, A .

EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, :275-281

[2] An approach to mixed systems co-synthesis [J].

Benner, T ;

Ernst, R .

PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, :9-14

[3]

CATTHOOR F, 2001, IEEE DESIGN TEST CO, P70

[4]

Catthoor Francky, 1998, CUSTOM MEMORY MANAGE

[5] An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling [J].

Chatha, KS ;

Vemuri, R .

DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) :281-293

[6]

D'Ambrosio J. G., 1994, Proceedings of the Third International Workshop on Hardware/Software Codesign (Cat. No.94TH0700-5), P34, DOI 10.1109/HSC.1994.336725

[7] CRUSADE: Hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems [J].

Dave, BP .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, :97-104

[8] COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems [J].

Dave, BP ;

Lakshminarayana, G ;

Jha, NK .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) :92-104

[9] COHRA: Hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems [J].

Dave, BP ;

Jha, NK .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) :900-919

[10]

Deb K., 2001, Multi-Objective Optimization using Evolutionary Algorithms

← 1 2 3 4 5 6 →