Effects of TSV (Through Silicon Via) Interposer/Chip on the Thermal Performances of 3D IC Packaging

被引：0
|
作者：
Lau, John H. [1 ]
Yue, Tang Gong [1 ]
Hoe, Germaine Yen Yi [1 ]
Wu, Zhang Xiao [1 ]
Chong, Chai Tai [1 ]
Damaruganath, Pinjala [1 ]
Vaidyanathan, Kripesh [1 ]
机构：
[1] Hong Kong Univ Sci & Technol, Dept Mech Engn, Kowloon, Hong Kong, Peoples R China
来源：
IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1 | 2010年
关键词：
D O I：
暂无
中图分类号：
TH [机械、仪表工业];
学科分类号：
0802 ;
摘要：
Thermal performances of 3D SIP (system-in-package) with TSV (through silicon via) interposer/chip are investigated based on heat-transfer CFD (computational fluid dynamic) analyses. Emphases are placed on the determination of (1) the equivalent thermal conductivity of interposers/chips with various copper-filled, aluminum-filled, and polymer w/o filler filled TSV diameters, pitches, and aspect ratios, and (2) the junction temperature and thermal resistance of 3D SIP with various TSV parameters. Useful design charts and guidelines are provided for engineering practice convenient.
引用
收藏
页码：67 / 74
页数：8
相关论文
共 50 条
  • [31] Thermal effects of TSV (through silicon via) with void
    Sun, Yunna
    Kim, Hui-Yeol
    Wang, Yan
    Ding, Guifu
    Zhao, Junhong
    Wang, Hong
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 307 - 312
  • [32] Thermal aware Graphene Based Through Silicon Via Design for 3D IC
    Hossain, Nahid M.
    Hossain, MunEm
    Bin Yousuf, Abdul Hamid
    Chowdhury, Masud H.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [33] 3D Integration of Image Sensor SiP using TSV Silicon Interposer
    Wolf, M. Juergen
    Zoschke, K.
    Klumpp, A.
    Wieland, R.
    Klein, M.
    Nebrich, L.
    Heinig, A.
    Limansyah, I.
    Weber, W.
    Ehrmann, O.
    Reichl, H.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 795 - +
  • [34] Monolithic integration of high capacitance (power/ground) and low capacitance (data) Through Silicon Vias (TSV) in 2.5D Through Silicon Interposer (TSI) and 3D IC Technology
    Katti, G.
    Weiliang, Y.
    Weerasekera, R.
    Fai, Chang Ka
    Dutta, R.
    Ho, S. W.
    Li, H. Y.
    Bhattacharya, S.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 249 - 252
  • [35] Development of 3D silicon module with TSV for system in packaging
    Khan, Navas
    Rao, Vempati Srinivasa
    Lim, Samule
    We, Ho Soon
    Lee, Vincent
    Wu, Zhang Xiao
    Rui, Yang
    Ebin, Liao
    Chai, T. C.
    Kripesh, V.
    Lau, John
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 550 - +
  • [36] Signal Integrity Design of TSV and Interposer in 3D-IC
    Cho, Jonghyun
    Kim, Joungho
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [37] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
    Wen-Wei Shen
    Kuan-Neng Chen
    Nanoscale Research Letters, 2017, 12
  • [38] Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP)
    Lau, John H.
    Yue, Tang Gong
    MICROELECTRONICS RELIABILITY, 2012, 52 (11) : 2660 - 2669
  • [39] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Chen, Kuan-Neng
    NANOSCALE RESEARCH LETTERS, 2017, 12
  • [40] Integrated Passive Device for TSV(Through-Silicon-Via) Interposer
    Kim, Gu-Sung
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 506 - 507
12345