Effects of TSV (Through Silicon Via) Interposer/Chip on the Thermal Performances of 3D IC Packaging

被引：0
|
作者：
Lau, John H. [1 ]
Yue, Tang Gong [1 ]
Hoe, Germaine Yen Yi [1 ]
Wu, Zhang Xiao [1 ]
Chong, Chai Tai [1 ]
Damaruganath, Pinjala [1 ]
Vaidyanathan, Kripesh [1 ]
机构：
[1] Hong Kong Univ Sci & Technol, Dept Mech Engn, Kowloon, Hong Kong, Peoples R China
来源：
IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1 | 2010年
关键词：
D O I：
暂无
中图分类号：
TH [机械、仪表工业];
学科分类号：
0802 ;
摘要：
Thermal performances of 3D SIP (system-in-package) with TSV (through silicon via) interposer/chip are investigated based on heat-transfer CFD (computational fluid dynamic) analyses. Emphases are placed on the determination of (1) the equivalent thermal conductivity of interposers/chips with various copper-filled, aluminum-filled, and polymer w/o filler filled TSV diameters, pitches, and aspect ratios, and (2) the junction temperature and thermal resistance of 3D SIP with various TSV parameters. Useful design charts and guidelines are provided for engineering practice convenient.
引用
收藏
页码：67 / 74
页数：8
相关论文
共 50 条
  • [1] TSV Interposer Fabrication for 3D IC Packaging
    Rao, Vempati Srinivasa
    Wee, Ho Soon
    Vincent, Lee Wen Sheng
    Yu, Li Hong
    Ebin, Liao
    Nagarajan, Ranganathan
    Chong, Chai Tai
    Zhang, Xiaowu
    Damaruganath, Pinjala
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 431 - 437
  • [2] Thermal Management of 3D IC Integration with TSV (Through Silicon Via)
    Lau, John H.
    Yue, Tang Gong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
  • [3] Thermal performance of 3D IC integration with Through-Silicon Via (TSV)
    Chien, H.-C. (Jack_Chien@itri.org.tw), 1600, IMAPS-International Microelectronics and Packaging Society (09):
  • [4] The thermal stress analysis in 3D IC integration with TSV interposer
    Pang, Junwen
    Wang, Jun
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 724 - 729
  • [5] Advanced Detection Method for Polymer Residues on Semiconductor Substrates 3D/TSV/Interposer: Through Silicon Via and Packaging
    Richter, H.
    Pfitzner, L.
    Pfeffer, M.
    Bauer, A.
    Siegert, J.
    Bodner, T.
    2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 472 - 474
  • [6] Effects of TSV Interposer on the Reliability of 3D IC Integration SiP
    Lau, John H.
    Zhang, Xiaowu
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 65 - +
  • [7] Post TSV Etch Cleaning Process Development using SAPS Megasonic Technology 3D/TSV/ Interposer: Through Silicon Via and Packaging
    Chen, Fuping
    Zhang, Xiaoyan
    Wang, Xi
    Tao, Xuecheng
    Yang, Shu
    Wang, David H.
    Vartanian, Victor
    Sapp, Brian
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 201 - 203
  • [8] Thermal Analysis and Heat Dissipation Optimization of 3D Packaging with TSV Interposer
    Ma, He
    Yu, Daquan
    Wang, Jun
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 699 - 704
  • [9] 3D Packaging with Through Silicon Via (TSV) for Electrical and Fluidic Interconnections
    Khan, Navas
    Yu, Li Hong
    Pin, Tan Siow
    Ho, Soon Wee
    Su, Nandar
    Hnin, Wai Yin
    Kripesh, Vaidyanathan
    Pinjala
    Lau, John H.
    Chuan, Toh Kok
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1153 - +
  • [10] Effects of dimension parameters and defect on TSV thermal behavior for 3D IC packaging
    Pan, Yuanxing
    Li, Fei
    He, Hu
    Li, Junhui
    Zhu, Wenhui
    MICROELECTRONICS RELIABILITY, 2017, 70 : 97 - 102
12345