Low Temperature PE-TEOS Oxide Bonding Assisted by a Thin Layer of High-κ Dielectric

被引:17
作者
Chong, G. Y. [1 ]
Tan, C. S. [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
aluminium compounds; dielectric materials; hafnium compounds; high-k dielectric thin films; plasma materials processing; surface energy; titanium compounds; wafer bonding;
D O I
10.1149/1.3207872
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The bond strength of plasma-enhanced tetraethyl-orthosilicate (PE-TEOS) oxide, bonded and annealed at low temperatures (300 degrees C and below), is enhanced using a thin layer of high-kappa dielectric at the bonding interface. Before bonding, various thin (similar to 5 nm) capping layers of high-kappa dielectrics (Al2O3, HfO2, and TiO2) are deposited separately on polished PE-TEOS wafers, followed by surface activation. After a 300 degrees C anneal in N-2 ambient for 3 h, the bond strength of wafer pairs bonded with PE-TEOS oxide is enhanced by 97.9, 73.3, and 31.0%, respectively, with TiO2, Al2O3, and HfO2 layers at the interface.
引用
收藏
页码:H408 / H411
页数:4
相关论文
共 10 条
  • [1] 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
    Banerjee, K
    Souri, SJ
    Kapur, P
    Saraswat, KC
    [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 602 - 633
  • [2] A wafer-scale 3-D circuit integration technology
    Burns, James A.
    Aull, Brian F.
    Chen, Chenson K.
    Chen, Chang-Lee
    Keast, Craig L.
    Knecht, Jeffrey M.
    Suntharalingam, Vyshnavi
    Warner, Keith
    Wyatt, Peter W.
    Yost, Donna-Ruth W.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2507 - 2516
  • [3] Ammonium hydroxide effect on low-temperature wafer bonding energy enhancement
    Chao, YL
    Tong, QY
    Lee, TH
    Reiche, M
    Scholz, R
    Woo, JCS
    Gösele, U
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (03) : G74 - G77
  • [4] BONDING OF SILICON-WAFERS FOR SILICON-ON-INSULATOR
    MASZARA, WP
    GOETZ, G
    CAVIGLIA, A
    MCKITTERICK, JB
    [J]. JOURNAL OF APPLIED PHYSICS, 1988, 64 (10) : 4943 - 4950
  • [5] Progress of 3D integration technologies and 3D interconnects
    Pozder, Scott
    Chatterjee, Ritwik
    Jain, Ankur
    Huang, Zhihong
    Jones, Robert E.
    Acosta, Eddie
    [J]. PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 213 - 215
  • [6] Microelectronics thin film handling and transfer using low-temperature wafer bonding
    Tan, CS
    Reif, R
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (12) : G362 - G366
  • [7] Low-temperature direct CVD oxides to thermal oxide wafer bonding in silicon layer transfer
    Tan, CS
    Chen, KN
    Fan, A
    Reif, R
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (01) : G1 - G4
  • [8] Tong Q.-Y., 2002, SILICON WAFER BONDIN, P13
  • [9] High-κ gate dielectrics:: Current status and materials properties considerations
    Wilk, GD
    Wallace, RM
    Anthony, JM
    [J]. JOURNAL OF APPLIED PHYSICS, 2001, 89 (10) : 5243 - 5275
  • [10] Young H. D., 2008, U PHYS, P820