Optimization of NLDMOS Structure for Higher Breakdown Voltage and Lower On-Resistance

被引：0
|
作者：
Hema, E. P. [1 ]
Sheu, Gene [1 ]
Aryadeep, M. [1 ]
Kurniawan, Erry Dwi [1 ]
Yang, S. M. [1 ]
Chen, P. A. [2 ]
机构：
[1] Asia Univ, Dept Comp Sci & Informat Engn, Taichung, Taiwan
[2] Nuvoton Technol Corp, Taipei 30077, Taiwan
来源：
2014 IEEE 8TH INTERNATIONAL POWER ENGINEERING AND OPTIMIZATION CONFERENCE (PEOCO) | 2014年
关键词：
LDMOS;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
In this work, high voltage NLDMOS performance in terms of high blocking voltage and On-Resistance have been investigated. In order to obtain the optimum electrical performance several key factors have been optimized such as linearity of HVNW profile, drift length and source field plate. Linear HVNW profile is obtained by linearity of HVNW mask. NLDMOS having blocking voltage of 100 V - 300 V and lower On-resistance is developed based on 0.35um BCD Technology with less manufacturing cost. It is investigated that NLDMOS has poor performance over blocking voltage of 300V.
引用
收藏
页码：150 / 153
页数：4
相关论文
共 50 条
  • [21] SJ-LDMOS with high breakdown voltage and ultra-low on-resistance
    Chen, W.
    Zhang, B.
    Li, Z.
    ELECTRONICS LETTERS, 2006, 42 (22) : 1314 - 1316
  • [22] GaN/Si Heterojunction VDMOS with High Breakdown Voltage and Low Specific On-Resistance
    Yang, Xin
    Duan, Baoxing
    Yang, Yintang
    MICROMACHINES, 2023, 14 (06)
  • [23] Implementation of Fully Isolated Low Vgs nLDMOS with Low Specific On-resistance
    Ko, Choul-Joo
    Cho, Cheol-Ho
    Kim, Min-Seok
    Jung, Hyung-Gyun
    Lee, Hee-Bae
    Lee, Yong-Jun
    Kim, Min-Woo
    Gu, Sung-Mo
    Bang, Sun-Kyung
    Kim, Han-Geon
    Kang, Sun-Kyoung
    Yoo, Kwang-Dong
    Hutter, Lou
    2011 IEEE 23RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2011, : 24 - 27
  • [24] Analytical Models of Breakdown Voltage and Specific On-Resistance for Vertical GaN Unipolar Devices
    Huang, Haimeng
    Huang, Jun
    Hu, Huan
    Cheng, Junji
    Yi, Bo
    IEEE ACCESS, 2019, 7 : 140383 - 140390
  • [25] Demonstration of improvement of specific on-resistance versus breakdown voltage tradeoff for low-voltage power LDMOS
    Xu, Zhaozhao
    Liu, Donghua
    Hu, Jun
    Jin, Feng
    Yang, Xinjie
    Duan, Wenting
    Yue, Wei
    Fang, Ziquan
    Qian, Wensheng
    Kong, Weiran
    Zou, Shichang
    MICROELECTRONICS JOURNAL, 2019, 88 (29-36): : 29 - 36
  • [26] High Breakdown Voltage and Low On-resistance 4H-SiC UMOSFET with a Source-trench Oxide Structure
    Kim, Tae-hong
    Kim, Kwang-soo
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (03) : 225 - 230
  • [27] Analytical model of breakdown voltage and on-resistance for PN diodes with linearly doped epi layer
    Kim, SH
    Park, IY
    Choi, YI
    Chung, SK
    PHYSICA SCRIPTA, 2002, T101 : 234 - 237
  • [28] Analytical Model and New Structure of the Variable-k Dielectric Trench LDMOS With Improved Breakdown Voltage and Specific ON-Resistance
    Zhou, Kun
    Luo, Xiaorong
    Li, Zhaoji
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (10) : 3334 - 3340
  • [29] Analysis of the breakdown voltage, the on-resistance, and the charge imbalance of a super-junction power MOSFET
    Kondekar, PN
    Ow, HS
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2004, 44 (06) : 1565 - 1570
  • [30] Improving the breakdown voltage, ON-resistance and gate-charge of InGaAs LDMOS power transistors
    Kumar, M. Jagadesh
    Bansal, Avikal
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2012, 27 (10)
12345