Code compression based on operand-factorization for VLIW processors

被引：0
|
作者：
Ros, M [1 ]
Sutton, P [1 ]
机构：
[1] Univ Queensland, Sch Informat Technol & Elect Engn, St Lucia, Qld 4072, Australia
来源：
DCC 2004: DATA COMPRESSION CONFERENCE, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：559 / 559
页数：1
相关论文
共 50 条
  • [21] CODE COMPRESSION SCHEMES FOR EMBEDDED PROCESSORS
    Horti, Deepa
    Jamge, S. B.
    INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 438 - 440
  • [22] An instruction set architecture based code compression scheme for embedded processors
    Menon, SK
    Shankar, P
    DCC 2005: Data Compression Conference, Proceedings, 2005, : 470 - 470
  • [23] Variable-Length VLIW Encoding for Code Size Reduction in Embedded Processors
    Shyu, Ting-Yu
    Su, Bo-Yu
    Lin, Tay-Jyi
    Yeh, Chingwei
    Wang, Jinn-Shyan
    Chen, Tien-Fu
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 296 - 299
  • [24] Automatic ADL-based operand isolation for embedded processors
    Chattopadhyay, A.
    Geukes, B.
    Kammler, D.
    Witte, E. M.
    Schliebusch, O.
    Ishebabi, H.
    Leupers, R.
    Ascheid, G.
    Meyr, H.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 598 - +
  • [25] A new algorithm for energy-driven data compression in VLIW embedded processors
    Macii, A
    Macii, E
    Crudo, F
    Zafalon, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 24 - 29
  • [26] Enhanced code compression for embedded RISC processors
    Cooper, KD
    McIntosh, N
    ACM SIGPLAN NOTICES, 1999, 34 (05) : 139 - 149
  • [27] Architectural Characterization and Code Compression in Embedded Processors
    Dias, W. R. A.
    Moreno, E. D.
    Barreto, R. da S.
    IEEE LATIN AMERICA TRANSACTIONS, 2012, 10 (04) : 1865 - 1873
  • [28] An object code compression approach to embedded processors
    Yoshida, Y
    Song, BY
    Okuhata, H
    Onoye, T
    Shirakawa, I
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 265 - 268
  • [29] SAMC: A code compression algorithm for embedded processors
    Lekatsas, H
    Wolf, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1689 - 1701
  • [30] A DAG-based design approach for reconfigurable VLIW processors
    Alippi, C
    Fornaciari, W
    Pozzi, L
    Sami, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 778 - 779
12345