Key Enablers for 3D Sequential Integration

被引：0
|
作者：
Brunet, Laurent [1 ]
机构：
[1] Cea Leti, Grenoble, France
来源：
2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [1] Key challenges and opportunities for 3D sequential integration
    Vandooren, A.
    Witters, L.
    Franco, J.
    Mallik, A.
    Parvais, B.
    Wu, Z.
    Li, W.
    Rosseel, E.
    Hikkavyy, A.
    Peng, L.
    Rassoul, N.
    Jamieson, G.
    Inoue, F.
    Verbinnen, G.
    Devriendt, K.
    Teugels, L.
    Heylen, N.
    Vecchio, E.
    Zheng, T.
    Waldron, N.
    Boemmels, J.
    De Heyn, V.
    Mocuta, D.
    Ryckaert, J.
    Collaert, N.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [2] Key process steps for high performance and reliable 3D Sequential Integration
    Lu, C-M. V.
    Deprat, F.
    Fenouillet-Beranger, C.
    Batude, P.
    Garros, X.
    Tsiara, A.
    Leroux, C.
    Gassilloud, R.
    Nouguier, D.
    Ney, D.
    Federspiel, X.
    Besombes, P.
    Toffoli, A.
    Romano, G.
    Rambal, N.
    Delaye, V.
    Barge, D.
    Samson, M. -P.
    Previtali, B.
    Tabone, C.
    Pasini, L.
    Brunet, L.
    Andrieu, F.
    Micoud, J.
    Skotnicki, T.
    Vinet, M.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T226 - T227
  • [3] Sequential 3D: Key integration challenges and opportunities for advanced semiconductor scaling
    Vandooren, A.
    Witters, L.
    Franco, J.
    Mallik, A.
    Parvais, B.
    Wu, Z.
    Walke, A.
    Deshpande, V.
    Rosseel, E.
    Hikavyy, A.
    Li, W.
    Peng, L.
    Rassoul, N.
    Jamieson, G.
    Inoue, F.
    Verbinnen, G.
    Devriendt, K.
    Teugels, L.
    Heylen, N.
    Vecchio, E.
    Zheng, T.
    Waldron, N.
    De Heyn, V.
    Mocuta, D.
    Collaert, N.
    2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 145 - 148
  • [4] Low temperature FDSOI devices, a key enabling technology for 3D sequential integration
    Batude, P.
    Sklenard, B.
    Xu, C.
    Previtali, B.
    De Salvo, B.
    Vinet, M.
    2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
  • [5] 3D sequential integration: applications and associated key enabling modules (design & technology)
    Batude, P.
    Billoint, O.
    Thuries, S.
    Malinge, P.
    Fenouillet-Beranger, C.
    Peizerat, A.
    Sicard, G.
    Vivet, P.
    Reboh, S.
    Cavalcante, C.
    Brunet, L.
    Ribotta, M.
    Brevard, L.
    Garros, X.
    Frutuoso, T. Mota
    Sklenard, B.
    Lacord, J.
    Kanyandekwe, J.
    Kerdiles, S.
    Sideris, P.
    Theodorou, C.
    Lapras, V
    Mouhdach, M.
    Gaudin, G.
    Besnard, G.
    Radu, I
    Ponthenier, F.
    Farcy, A.
    Jesse, E.
    Guyader, F.
    Matheret, T.
    Brunet, P.
    Milesi, F.
    Le Van-Jodin, L.
    Sarrazin, A.
    Perrin, B.
    Moulin, C.
    Maitrejean, S.
    Alepidis, M.
    Ionica, I.
    Cristoloveanu, S.
    Gaillard, F.
    Vinet, M.
    Andrieu, F.
    Arcamone, J.
    Ollier, E.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [6] Advances in 3D CMOS Sequential Integration
    Batude, P.
    Vinet, M.
    Pouydebasque, A.
    Le Royer, C.
    Previtali, B.
    Tabone, C.
    Hartmann, J. -M.
    Sanchez, L.
    Baud, L.
    Carron, V.
    Toffoli, A.
    Allain, F.
    Mazzocchi, V.
    Lafond, D.
    Thomas, O.
    Cueto, O.
    Bouzaida, N.
    Fleury, D.
    Amara, A.
    Deleonibus, S.
    Faynot, O.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 319 - +
  • [7] In depth analysis of 3D NAND enablers in Gate Stack Integration and Demonstration in 3D devices
    Tan, C. -L.
    Lavizzari, S.
    Blomme, P.
    Breuil, L.
    Vecchio, G.
    Sebaai, F.
    Paraschiv, V.
    Tao, Z.
    Schepers, B.
    Nyns, L.
    Peter, A.
    Dekkers, H.
    Ong, P.
    Tsvetanova, D.
    Devriendt, K.
    Teugels, L.
    Heylen, N.
    Raymaekers, T.
    Jossart, N.
    Mennella, P.
    Delhougne, R.
    V-Palayam, S. S.
    Arreghini, A.
    Van den Bosch, G.
    Furnemont, A.
    2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, : 131 - 134
  • [8] Reliability of key technologies in 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2013, 53 (01) : 7 - 16
  • [9] Opportunities brought by sequential 3D CoolCube™ integration
    Vinet, Maud
    Batude, Perrine
    Fenouillet-Beranger, Claire
    Brunet, Laurent
    Mazzochi, Vincent
    Lu, Cao-Minh Vincent
    Deprat, Fabien
    Micout, Jessy
    Previtali, Bernard
    Besombes, Paul
    Rambal, Nils
    Andrieu, Francois
    Billoint, Olivier
    Brocard, Melanie
    Thuries, Sebastien
    Berhault, Guillaume
    Dos Santos, Cristiano Lopes
    Cibrario, Gerald
    Clermidy, Fabien
    Gitlin, Daniel
    Faynot, Olivier
    2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 226 - 229
  • [10] 3D sequential integration opportunities and technology optimization
    Batude, P.
    Sklenard, B.
    Fenouillet-Beranger, C.
    Previtali, B.
    Tabone, C.
    Rozeau, O.
    Billoint, O.
    Turkyilmaz, O.
    Sarhan, H.
    Thuries, S.
    Cibrario, G.
    Brunet, L.
    Deprat, F.
    Michallet, J-E.
    Clermidy, F.
    Vinet, M.
    2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 373 - 375
12345