Thermal-aware TSV Repair for Electromigration in 3D ICs

被引:0
作者
Wang, Shengcheng [1 ]
Tahoori, Mehdi B. [1 ]
Chakrabarty, Krishnendu [2 ]
机构
[1] Karlsruhe Inst Technol, CDNC, Karlsruhe, Germany
[2] Duke Univ, Dept ECE, Durham, NC USA
来源
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) | 2016年
关键词
THROUGH-SILICON; INTEGRATED-CIRCUITS; POWER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Electromigration (EM) occurrence on through-silicon-vias (TSVs) is a major reliability concern for Three-Dimensional Integrated-Circuits (3D ICs), and EM can severely reduce the mean-time-to-failure (MTTF). In this work, a novel fault tolerant technique is proposed to increase the MTTF of the functional TSV network through the assignment of spare TSVs to EM-vulnerable functional TSVs. The objective is to meet the target MTTF with minimum spare TSVs and minimal impact on the circuit timing. By considering the impact of temperature variation, the proposed technique provides a more robust repair solution for EM-induced TSV defects with minimum delay overhead, compared to previous thermal-unaware methods.
引用
收藏
页码:1291 / 1296
页数:6
相关论文
共 50 条
[41]   TSV- and delay-aware 3D-IC floorplanning [J].
Ahmed, Mohammad A. ;
Mohapatra, S. ;
Chrzanowska-Jeske, M. .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (02) :235-248
[42]   Co-Optimization of Test Wrapper Length and TSV for TSV Based 3D SOCs [J].
Kaibartta, Tanusree ;
Biswas, G. P. ;
Das, Debesh Kumar .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (02) :239-253
[43]   Fabrication and measurement of 3D LPF based on coaxial TSV [J].
Wang, Fengjuan ;
Li, He ;
Yu, Ningmei .
ELECTRONICS LETTERS, 2019, 55 (02) :102-+
[44]   Experimental characterization of TSV liquid cooling for 3D integration [J].
Park, Manseok ;
Kim, Sungdong ;
Kim, Sarah Eunkyung .
2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, :241-243
[45]   An Accurate and Fast Substrate Noise Prediction Method With Octagonal TSV Model for 3-D ICs [J].
Hsu, Yi-An ;
Cheng, Chi-Hsuan ;
Lu, Yi-Chang ;
Wu, Tzong-Lin .
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (05) :1549-1557
[46]   A TSV Misalignment-Based Repair Architecture in 3-D Chips [J].
Liang, Huaguo ;
Xiao, Jiahui ;
Dou, Xianrui ;
Ni, Tianming ;
Lu, Yingchun ;
Huang, Zhengfeng .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (07) :1816-1825
[47]   Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis [J].
Liu, Wulong ;
Wang, Yu ;
Chen, Guoqing ;
Ma, Yuchun ;
Xie, Yuan ;
Yang, Huazhong .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) :1842-1853
[48]   Thermal-Mechanical Performance Analysis and Structure Optimization of the TSV in 3-D IC [J].
Wang, Zhimin ;
Ye, Guigen ;
Li, Xinjian ;
Xue, Shifeng ;
Gong, Liang .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2021, 11 (05) :822-831
[49]   Thermal and Wirelength Optimization With TSV Assignment for 3-D-IC [J].
Zhao, Yi ;
Hao, Cong ;
Yoshimura, Takeshi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) :625-632
[50]   Thermal-Aware Fixed-Outline 3-D IC Floorplanning: An End-to-End Learning-Based Approach [J].
Guan, Wenbo ;
Tang, Xiaoyan ;
Lu, Hongliang ;
Zhang, Yuming ;
Zhang, Yimen .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (12) :1882-1895