Thermal-aware TSV Repair for Electromigration in 3D ICs

被引:0
作者
Wang, Shengcheng [1 ]
Tahoori, Mehdi B. [1 ]
Chakrabarty, Krishnendu [2 ]
机构
[1] Karlsruhe Inst Technol, CDNC, Karlsruhe, Germany
[2] Duke Univ, Dept ECE, Durham, NC USA
来源
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) | 2016年
关键词
THROUGH-SILICON; INTEGRATED-CIRCUITS; POWER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Electromigration (EM) occurrence on through-silicon-vias (TSVs) is a major reliability concern for Three-Dimensional Integrated-Circuits (3D ICs), and EM can severely reduce the mean-time-to-failure (MTTF). In this work, a novel fault tolerant technique is proposed to increase the MTTF of the functional TSV network through the assignment of spare TSVs to EM-vulnerable functional TSVs. The objective is to meet the target MTTF with minimum spare TSVs and minimal impact on the circuit timing. By considering the impact of temperature variation, the proposed technique provides a more robust repair solution for EM-induced TSV defects with minimum delay overhead, compared to previous thermal-unaware methods.
引用
收藏
页码:1291 / 1296
页数:6
相关论文
共 50 条
[21]   An Overview of Thermal Challenges and Opportunities for Monolithic 3D ICs [J].
Shukla, Prachi ;
Coskun, Ayse K. ;
Pavlidis, Vasilis F. ;
Salman, Emre .
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, :439-444
[22]   Effectiveness of thermal redistribution layer in cooling of 3D ICs [J].
Wang, Fengjuan ;
Li, Yue ;
Yu, Ningmei ;
Yang, Yuan .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2021, 34 (03)
[23]   Routability-Driven TSV-Aware Floorplanning Methodology for Fixed-Outline 3-D ICs [J].
Lin, Jai-Ming ;
Yang, Jung-An .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (11) :1856-1868
[24]   Voltage Optimization of Power Delivery Networks through Power Bump and TSV Placement in 3D ICs [J].
Jang, Cheoljon ;
Chong, Jong-wha .
ETRI JOURNAL, 2014, 36 (04) :642-652
[25]   CC-RTSV: Cross-Cellular Based Redundant TSV Design for 3D ICs [J].
Ni, Tianming ;
Shu, Yue ;
Chang, Hao ;
Lu, Lin ;
Dai, Guangzhen ;
Zhu, Shidong ;
Qu, Chengming ;
Huang, Zhengfeng .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (11)
[26]   Thermal-Driven 3D Floorplanning using Localized TSV Placement [J].
Budhathoki, Puskar ;
Henschel, Andreas ;
Elfadel, Ibrahim M. .
2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
[27]   New coaxial through silicon via (TSV) applied for three dimensional integrated circuits (3D ICs) [J].
Yang, Yintang ;
Zheng, Junping ;
Dong, Gang ;
Zhao, Yingbo ;
Mei, Zheng ;
Zhu, Weijun .
IEICE ELECTRONICS EXPRESS, 2016, 13 (08)
[28]   A Performance Analysis for Interconnections of 3D ICs with Frequency-Dependent TSV Model in S-parameter [J].
Han, Ki Jin ;
Lim, Younghyun ;
Kim, Youngmin .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (05) :649-657
[29]   Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors [J].
Kumar, Sumeet S. ;
Zjajo, Amir ;
van Leuken, Rene .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) :1549-1562
[30]   Power Distribution Network Modeling for 3-D ICs with TSV Arrays [J].
Shen, Chi-Kai ;
Lu, Yi-Chang ;
Chiou, Yih-Peng ;
Cheng, Tai-Yu ;
Wu, Tzong-Lin .
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, :17-22