Optimization of cascode configuration in CMOS low-noise amplifier

被引:12
|
作者
Song, Ickhyun [1 ]
Koo, Minsuk [1 ]
Jung, Hakchul [1 ]
Jhon, Hee-Saulk [1 ]
Shin, Hyungcheol [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
关键词
low-noise amplifier (LNA); cascode; figure of merit (FoM); CMOS; noise figure;
D O I
10.1002/mop.23163
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, design consideration of the cascode configuration in low-noise amplifiers (LNA) using 0.13-mu m CMOS technology is presented. Performance factors of LNAs such as signal power gain, noise factor, and power consumption are analytically expressed in device parameters from its small-signal equivalent circuit. The effect of the common-gate transistor in each performance factor is evaluated at the target frequency of 17-GHz ISM band. At this frequency, power gain and noise factor are degraded, which result from the common-gate transistor. Figure of merit of LNAs is also optimized. (c) 2008 Wiley Periodicals, Inc.
引用
收藏
页码:646 / 649
页数:4
相关论文
共 50 条
  • [1] A LOW-NOISE CASCODE AMPLIFIER
    JEFFERTS, SR
    WALLS, FL
    JOURNAL OF RESEARCH OF THE NATIONAL BUREAU OF STANDARDS, 1987, 92 (06): : 383 - 386
  • [2] CMOS low-noise amplifier design optimization techniques
    Nguyen, TK
    Kim, CH
    Ihm, GJ
    Yang, MS
    Lee, SG
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (05) : 1433 - 1442
  • [3] Comments on "CMOS low-noise amplifier design optimization techniques"
    Lu, Jingxue
    Huang, Fengyi
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (07) : 3155 - 3155
  • [4] CMOS low-noise amplifier analysis and optimization for wideband applications
    Kaukovuori, Jouni
    Ryynanen, Jussi
    Halonen, Kari A. I.
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 445 - +
  • [5] Design Guidelines for the Noise Optimization of a 0.18 μm CMOS Low-Noise Amplifier
    Ahmed A. Youssef
    Analog Integrated Circuits and Signal Processing, 2006, 46 : 193 - 201
  • [6] Design guidelines for the noise optimization of a 0.18 μm CMOS low-noise amplifier
    Youssef, AA
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (03) : 193 - 201
  • [7] A 2-stage Cascode CMOS Low-Noise Amplifier for 40 GHz RoF System
    Hassan, S. M. Mohd
    Marzuki, A.
    Farid, N. E.
    Sanusi, R.
    2017 IEEE ASIA PACIFIC MICROWAVE CONFERENCE (APMC), 2017, : 562 - 565
  • [8] Design and Analysis of 2.4 GHz Low-Noise, High-Gain 0.18 μm CMOS Cascode Low-Noise Amplifier for IRNSS Applications
    Jahnavi, D.
    Kavya, G.
    Jyothi Banu, Anjana
    IETE JOURNAL OF RESEARCH, 2022, 68 (06) : 3960 - 3970
  • [9] Design of low-noise CMOS transimpedance amplifier
    Chuah, Joon Huang
    Holburn, David
    MICROELECTRONICS INTERNATIONAL, 2013, 30 (03) : 115 - 124
  • [10] A CMOS Low-Noise Amplifier for BCC Applications
    Zou, Zhige
    Wang, Wuyue
    Lei, Jianming
    Yu, Guoyi
    Zou, Xuecheng
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,