Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation

被引：26

作者：

Karkooti, Marjan ^{[1
]}

Radosavljevic, Predrag ^{[1
]}

Cavallaro, Joseph R. ^{[1
]}

机构：

[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA

来源：

IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ASAP.2006.23

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates. This paper presents a novel flexible decoder architecture for irregular LDPC codes that supports twelve combinations of code lengths -648, 1296, 1944 bits- and code rates-1/2, 2/3,3/4,5/6- based on the IEEE 802.11n standard. All the codes correspond to a block-structured parity check matrix, in which the sub-blocks are either a shifted identity matrix or a zero matrix. A prototype of the LDPC decoder has been implemented and tested on a Xilinx FPGA and has been synthesized for ASIC.

引用

页码：360 / +

页数：2

共 50 条

[41] IMPLEMENTATION OF A LOW POWER LDPC DECODER USING BIT SERIAL ARCHITECTURE [J].

Revathy, M. ;

Saravanan, R. .

2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,

[42] VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture [J].

Condo, Carlo ;

Martina, Maurizio ;

Masera, Guido .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (06) :1441-1454

[43] High-Throughput LDPC Decoding Architecture [J].

Yang, Zhixing ;

Jiang, Nan ;

Peng, Kewu ;

Wang, Jintao .

2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, :1378-1382

[44] High-Throughput Architecture and Implementation of Regular (2, dc) Nonbinary LDPC Decoders [J].

Tao, Yaoyu ;

Park, Youn Sung ;

Zhang, Zhengya .

2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, :2625-2628

[45] Analysis of Minimal LDPC Decoder System on a Chip Implementation [J].

Palenik, Tomas ;

Farkas, Peter ;

Rakus, Martin ;

Dobos, Jan .

RADIOENGINEERING, 2015, 24 (03) :783-790

[46] A MATE-GDBF Algorithm for Irregular Punctured LDPC Codes and Its Decoder Implementation [J].

Huang, Xiao-Juan ;

Liu, Li-Wei ;

Liao, Yen-Chin ;

Chang, Hsie-Chia ;

Chen, Sau-Gee .

2023 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2024, :323-327

[47] New Memory Load Optimization Approach for Software Implementation of Irregular LDPC Encoder/Decoder [J].

Benhayoun, Mhammed ;

Mansouri, Anas ;

Razi, Mouhcine ;

Ahaitouf, Ali .

2019 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2019,

[48] VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes [J].

Sun, Yang ;

Karkooti, Marjan ;

Cavallaro, Joseph R. .

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :2104-2107

[49] High-throughput Bit Flipping decoder for structured LDPC codes [J].

Kalipatnapu, Shantharam ;

Chakrabarti, Indrajit .

IET COMMUNICATIONS, 2019, 13 (14) :2168-2172

[50] A High-Performance Stochastic LDPC Decoder Architecture Designed via Correlation Analysis [J].

Zhang, Qichen ;

Chen, Yun ;

Li, Shixian ;

Zeng, Xiaoyang ;

Parhi, Keshab K. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) :5429-5442

← 1 2 3 4 5 →