Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation

被引：26

作者：

Karkooti, Marjan ^{[1
]}

Radosavljevic, Predrag ^{[1
]}

Cavallaro, Joseph R. ^{[1
]}

机构：

[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA

来源：

IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ASAP.2006.23

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates. This paper presents a novel flexible decoder architecture for irregular LDPC codes that supports twelve combinations of code lengths -648, 1296, 1944 bits- and code rates-1/2, 2/3,3/4,5/6- based on the IEEE 802.11n standard. All the codes correspond to a block-structured parity check matrix, in which the sub-blocks are either a shifted identity matrix or a zero matrix. A prototype of the LDPC decoder has been implemented and tested on a Xilinx FPGA and has been synthesized for ASIC.

引用

页码：360 / +

页数：2

共 50 条

[31] A Novel Partially Parallel Architecture for High-throughput LDPC Decoder for DVB-S2 [J].

Kim, Seok-Min ;

Park, Chang-Soo ;

Hwang, Sun-Young .

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) :820-825

[32] High-Throughput Non-Binary LDPC Decoder Architecture Using Parallel EMS Algorithm [J].

Choe, Jeongwon ;

Lee, Youngjoo .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (10) :2969-2978

[33] Efficient Decoder Design for High-Throughput LDPC Decoding [J].

Cui, Zhiqiang ;

Wang, Zhongfeng ;

Zhang, Xinmiao ;

Jia, Qingwei .

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, :1640-+

[34] A High Throughput LDPC Decoder in CMMB Based on Virtual Radio [J].

Pan, Xia ;

Li, Ming-qi ;

Lu, Xiao-fan ;

Song, Rong-fang .

2013 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE WORKSHOPS (WCNCW), 2013, :95-99

[35] A high-throughput programmable decoder for LDPC convolutional codes [J].

Bimberg, Marcel ;

Tavares, Marcos B. S. ;

Matus, Emil ;

Fettweis, Gerhard P. .

2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, :239-246

[36] Generalized Very High Throughput Unrolled LDPC Layered Decoder [J].

Amaricai, Alexandru ;

Stein, Daian ;

Boncalo, Oana .

2020 28TH TELECOMMUNICATIONS FORUM (TELFOR), 2020, :113-116

[37] High Throughput Pipeline Decoder for LDPC Convolutional Codes on GPU [J].

Hou, Yi ;

Liu, Rongke ;

Peng, Hao ;

Zhao, Ling .

IEEE COMMUNICATIONS LETTERS, 2015, 19 (12) :2066-2069

[38] High-Throughput LDPC Decoder for Multiple Wireless Standards [J].

Chen, Wei ;

Li, Yajie ;

Liu, Dake .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025, 72 (01) :383-396

[39] An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems [J].

Zhang, Kai ;

Huang, Xinming ;

Wang, Zhongfeng .

2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, :235-+

[40] VLSI Implementation of a High-Throughput Soft-Bit-Flipping Decoder for Geometric LDPC Codes [J].

Cho, Junho ;

Kim, Jonghong ;

Sung, Wonyong .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (05) :1083-1094

← 1 2 3 4 5 →