Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation

被引：26

作者：

Karkooti, Marjan ^{[1
]}

Radosavljevic, Predrag ^{[1
]}

Cavallaro, Joseph R. ^{[1
]}

机构：

[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA

来源：

IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ASAP.2006.23

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates. This paper presents a novel flexible decoder architecture for irregular LDPC codes that supports twelve combinations of code lengths -648, 1296, 1944 bits- and code rates-1/2, 2/3,3/4,5/6- based on the IEEE 802.11n standard. All the codes correspond to a block-structured parity check matrix, in which the sub-blocks are either a shifted identity matrix or a zero matrix. A prototype of the LDPC decoder has been implemented and tested on a Xilinx FPGA and has been synthesized for ASIC.

引用

页码：360 / +

页数：2

共 50 条

[21] Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes [J].

Chen, Xiaoheng ;

Lin, Shu ;

Akella, Venkatesh .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) :188-197

[22] Configurable Low Complexity Decoder Architecture for Quasi-Cyclic LDPC codes [J].

Abou Zied, Sherif ;

Sayed, Ahmed T. ;

Guindi, Rafik .

2013 21ST INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS (SOFTCOM 2013), 2013, :235-239

[23] High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes [J].

Zhang, Kai ;

Huang, Xinming ;

Wang, Zhongfeng .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) :985-994

[24] Design and Implementation of Scalable Throughput Fast Convergence LDPC Decoder [J].

Sayed, Mostafa A. ;

Liu Rongke ;

Zhao Ling .

PROCEEDINGS OF 2016 IEEE ADVANCED INFORMATION MANAGEMENT, COMMUNICATES, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IMCEC 2016), 2016, :517-522

[25] A high throughput H-QC LDPC decoder [J].

Chien, Yi-Hsing ;

Ku, Mong-Kai .

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :1649-+

[26] High-throughput software LDPC decoder on GPU [J].

Liu, Zhanxian ;

Zhao, Ling .

EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2024, 2024 (01)

[27] A High-Throughput LDPC decoder For Optical Communication [J].

Wu, Di ;

Chen, Yun ;

Huang, Yuebin ;

Ueng, Yeongluh ;

Zheng, Lirong ;

Zeng, Xiaoyang .

2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,

[28] FPGA Implementation of LDPC Decoder Architecture for Wireless Communication Standards [J].

Goriushkin, Ruslan ;

Nikishkin, Pavel ;

Likhobabin, Evgeny ;

Vityaze, Vladimir .

2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,

[29] High throughput and low complexity implementation of NB-LDPC decoder based on EMS algorithm [J].

Long, Sun Shu ;

Min, Lin .

IEICE ELECTRONICS EXPRESS, 2016, 13 (17)

[30] Configurable and Scalable High Throughput Turbo Decoder Architecture for Multiple 4G Wireless Standards [J].

Sun, Yang ;

Zhu, Yuming ;

Goel, Manish ;

Cavallaro, Joseph R. .

2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, :209-+

← 1 2 3 4 5 →