Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation

被引：26

作者：

Karkooti, Marjan ^{[1
]}

Radosavljevic, Predrag ^{[1
]}

Cavallaro, Joseph R. ^{[1
]}

机构：

[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA

来源：

IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ASAP.2006.23

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates. This paper presents a novel flexible decoder architecture for irregular LDPC codes that supports twelve combinations of code lengths -648, 1296, 1944 bits- and code rates-1/2, 2/3,3/4,5/6- based on the IEEE 802.11n standard. All the codes correspond to a block-structured parity check matrix, in which the sub-blocks are either a shifted identity matrix or a zero matrix. A prototype of the LDPC decoder has been implemented and tested on a Xilinx FPGA and has been synthesized for ASIC.

引用

页码：360 / +

页数：2

共 12 条

[1]

[Anonymous], 1104088600000N IEEE

[2]

CHANG C, 2003, 14 IEEE INT WORKSH R

[3] Reduced-complexity decoding of LDPC codes [J].

Chen, JH ;

Dholakia, A ;

Eleftheriou, E ;

Fossorier, MRC ;

Hu, XY .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2005, 53 (08) :1288-1299

[4] Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation [J].

Chung, SY ;

Richardson, TJ ;

Urbanke, RL .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2001, 47 (02) :657-670

[5] Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity [J].

Darabiha, A ;

Carusone, AC ;

Kschischang, FR .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :5194-5197

[6]

FANUCCI L, 2005, IEICE T FUND ELECTR, P3539

[7]

Hocevar DE, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P107

[8]

KARKOOTI M, 2004, IEEE ITN C INF TECHN

[9]

KIENLE F, 2005, P DES AUT TEST EUR

[10] High-throughput LDPC decoders [J].

Mansour, MM ;

Shanbhag, NR .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) :976-996

← 1 2 →