Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation

被引：25
|
作者：
Karkooti, Marjan [1 ]
Radosavljevic, Predrag [1 ]
Cavallaro, Joseph R. [1 ]
机构：
[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA
来源：
IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/ASAP.2006.23
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates. This paper presents a novel flexible decoder architecture for irregular LDPC codes that supports twelve combinations of code lengths -648, 1296, 1944 bits- and code rates-1/2, 2/3,3/4,5/6- based on the IEEE 802.11n standard. All the codes correspond to a block-structured parity check matrix, in which the sub-blocks are either a shifted identity matrix or a zero matrix. A prototype of the LDPC decoder has been implemented and tested on a Xilinx FPGA and has been synthesized for ASIC.
引用
收藏
页码：360 / +
页数：2
相关论文
共 50 条
  • [1] Configurable High-Throughput Decoder Architecture for Quasi-Cyclic LDPC Codes
    Studer, C.
    Preyss, N.
    Roth, C.
    Burg, A.
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1137 - +
  • [2] FPGA implementation of high-throughput irregular structured LDPC encoder and decoder
    Wang, Wenjun
    Zhu, Xiaoxuan
    Kang, Guixia
    Zhang, Ping
    Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2008, 23 (SUPPL.): : 113 - 118
  • [3] Design and implementation of LDPC decoder with high throughput
    Qiao, Hua
    Guan, Wu
    Dong, Mingke
    Xiang, Haige
    Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2008, 44 (03): : 347 - 352
  • [4] Configurable LDPC decoder architectures for regular and irregular codes
    Karkooti, Marjan
    Radosavljevic, Predrag
    Cavallaro, Joseph R.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (1-2): : 73 - 88
  • [5] Configurable LDPC Decoder Architectures for Regular and Irregular Codes
    Marjan Karkooti
    Predrag Radosavljevic
    Joseph R. Cavallaro
    Journal of Signal Processing Systems, 2008, 53 : 73 - 88
  • [6] A throughput/complexity analysis for the VILSI implementation of LDPC decoder
    Fanucci, L
    Rossi, F
    PROCEEDINGS OF THE FOURTH IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, 2004, : 409 - 412
  • [7] Flexible LDPC Decoder Architecture for High-Throughput Applications
    Kim, Sangmin
    Sobelman, Gerald E.
    Lee, Hanho
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 45 - +
  • [8] Efficient message passing architecture for high throughput LDPC decoder
    Cui, Zhiqiang
    Wang, Zhongfeng
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 917 - 920
  • [9] A High-Throughput LDPC Decoder Architecture With Rate Compatibility
    Zhang, Kai
    Huang, Xinming
    Wang, Zhongfeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (04) : 839 - 847
  • [10] An FPGA implementation of a structured irregular LDPC decoder
    Cao, ZG
    Kang, JY
    Fan, PY
    IEEE 2005 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS PROCEEDINGS, VOLS 1 AND 2, 2005, : 1050 - 1053
12345