共 10 条
[2]
D'Amico S., 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P72, DOI 10.1109/ISSCC.2008.4523062
[5]
Nanoscale MOSFET Modeling: Part 2: Using the Inversion Coefficient as the Primary Design Parameter
[J].
IEEE Solid-State Circuits Magazine,
2017, 9 (04)
:73-81
[6]
Nanoscale MOSFET Modeling: Part 1: The Simplified EKV Model for the Design of Low-Power Analog Circuits
[J].
IEEE Solid-State Circuits Magazine,
2017, 9 (03)
:26-35
[7]
Fary F, 2018, PROC EUR SOLID-STATE, P298, DOI 10.1109/ESSCIRC.2018.8494263
[9]
Analog design challenges in nanometer CMOS technologies
[J].
2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS,
2007,
:5-+
[10]
Xu Y, 2017, IEEE CUST INTEGR CIR