Oxide-bypassed VDMOS (OBVDMOS): An alternative to superjunction high voltage MOS power devices

被引:58
作者
Liang, YC [1 ]
Gan, KP [1 ]
Samudra, GS [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
ideal silicon MOSFET limit; superjunction devices; VDMOS power devices;
D O I
10.1109/55.936359
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Superjunction concept had been proposed to overcome ideal silicon MOSFET limit, but its fabrication was handicapped by the precise charge balance requirement and inter-diffusion problem. We report a novel device structure termed oxide-bypassed VDMOS (OBVDMOS) that requires the well-established oxide thickness control instead of the difficult doping control in translating the limit to a higher blocking voltage, This is done by using metal-thick-oxide (MTO) at the sidewalls of drift region. One can choose to have a higher blocking voltage or increase the background doping. A PiN structure, essentially identical to MOSFET during off state, was fabricated to demonstrate the proposed concept, Its measured BVdss of 170 V is 2.5 times higher than measured conventional device BVdss of 67 V on the same silicon wafer.
引用
收藏
页码:407 / 409
页数:3
相关论文
共 14 条
[1]  
Baba Y., 1992, PROCPINT S POW SEM D, P300, DOI 10.1109/ISPSD.1992.991291
[2]   THE ACCUMULATION-MODE FIELD-EFFECT TRANSISTOR - A NEW ULTRALOW ON-RESISTANCE MOSFET [J].
BALIGA, BJ ;
SYAU, TY ;
VENKATRAMAN, P .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (08) :427-429
[3]  
CHEN XB, 1993, Patent No. 5216275
[4]  
Coe D. J., 1982, European Patent, Patent No. [0 053 854 B1, 0053854]
[5]   A new generation of high voltage MOSFETs breaks the limit line of silicon [J].
Deboy, G ;
März, M ;
Stengl, JP ;
Strack, H ;
Tihanyi, J ;
Weber, H .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :683-685
[6]   Simulated superior performances of semiconductor superjunction devices [J].
Fujihara, T ;
Miyasaka, Y .
ISPSD '98 - PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, :423-426
[7]   A novel vertical deep trench RESURF DMOS (VTR-DMOS) [J].
Glenn, J ;
Siekkinen, J .
12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, :197-200
[8]  
HU C, 1979, IEEE T ELECTRON DEV, V26, P243
[9]   TRENCH MOS BARRIER SCHOTTKY (TMBS) RECTIFIER - A SCHOTTKY RECTIFIER WITH HIGHER THAN PARALLEL PLANE BREAKDOWN VOLTAGE [J].
MEHROTRA, M ;
BALIGA, BJ .
SOLID-STATE ELECTRONICS, 1995, 38 (04) :801-806
[10]   Which is cooler, Trench or Multi-Epitaxy? Cutting edge approach for the Silicon limit by the Super Trench power MOS-FET (STM) [J].
Minato, T ;
Nitta, T ;
Uenisi, A ;
Yano, M ;
Harada, M ;
Hine, S .
12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, :73-76