DNA Pre-Alignment Filter Using Processing Near Racetrack Memory

被引:1
作者
Hameed, Fazal [1 ]
Khan, Asif Ali [2 ]
Ollivier, Sebastien [3 ]
Jones, Alex K. [3 ]
Castrillon, Jeronimo [2 ]
机构
[1] Inst Space Technol, Islamabad 44000, Pakistan
[2] Tech Univ, Chair Compiler Construct, D-01069 Dresden, Germany
[3] Univ Pittsburgh, Pittsburgh, PA 15261 USA
基金
美国国家科学基金会;
关键词
Random access memory; Genomics; Bioinformatics; DNA; Computer architecture; Nonvolatile memory; Magnetic separation; DNA sequence alignment; genome sequencing; processing-in-memory; seed location filtering; SIMULATOR;
D O I
10.1109/LCA.2022.3194263
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent DNA pre-alignment filter designs employ DRAM for storing the reference genome and its associated meta-data. However, DRAM incurs increasingly high energy consumption of background and refresh energy as devices scale. To overcome this problem, this paper explores a design with racetrack memory (RTM)-an emerging non-volatile memory that promises higher storage density, faster access latency, and lower energy consumption. Multi-bit storage cells in RTM are inherently sequential and thus require data placement strategies to mitigate the performance and energy impacts of shifting during data accesses. We propose a near-memory pre-alignment filter with a novel data mapping and several shift reduction strategies designed explicitly for RTM. On a set of four input genomes from the 1000 Genome Project, our approach improves performance and energy efficiency by 68% and 52%, respectively, compared to the state-of-the-art DRAM-based architecture.
引用
收藏
页码:53 / 56
页数:4
相关论文
共 22 条
[1]  
Alser M, 2020, Arxiv, DOI arXiv:1910.09020
[2]   Shouji: a fast and efficient pre-alignment filter for sequence alignment [J].
Alser, Mohammed ;
Hassan, Hasan ;
Kumar, Akash ;
Mutlu, Onur ;
Alkan, Can .
BIOINFORMATICS, 2019, 35 (21) :4255-4263
[3]  
[Anonymous], 2014, THESIS
[4]   Flexible Auto-Refresh: Enabling Scalable and Energy-Efficient DRAM Refresh Reductions [J].
Bhati, Ishwar ;
Chishti, Zeshan ;
Lu, Shih-Lien ;
Jacob, Bruce .
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, :235-246
[5]  
Bingol Z., 2021, PROC IEEE INT PARALL
[6]   Magnetic Racetrack Memory: From Physics to the Cusp of Applications Within a Decade [J].
Blasing, Robin ;
Khan, Asif Ali ;
Filippou, Panagiotis Ch ;
Garg, Chirag ;
Hameed, Fazal ;
Castrillon, Jeronimo ;
Parkin, Stuart S. P. .
PROCEEDINGS OF THE IEEE, 2020, 108 (08) :1303-1321
[7]   ALPHA: A Novel Algorithm-Hardware Co-Design for Accelerating DNA Seed Location Filtering [J].
Hameed, Fazal ;
Khan, Asif Ali ;
Castrillon, Jeronimo .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (03) :1464-1475
[8]   Performance and Energy-Efficient Design of STT-RAM Last-Level Cache [J].
Hameed, Fazal ;
Khan, Asif Ali ;
Castrillon, Jeronimo .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (06) :1059-1072
[9]  
Igsr, 2021, INT GENOME SAMPLE RE
[10]   RTSim: A Cycle-Accurate Simulator for Racetrack Memories [J].
Khan, Asif Ali ;
Hameed, Fazal ;
Blaesing, Robin ;
Parkin, Stuart ;
Castrillon, Jeronimo .
IEEE COMPUTER ARCHITECTURE LETTERS, 2019, 18 (01) :43-46