Performance Analysis of 1 bit Full Adder Using GDI Logic

被引：0

作者：

Mohan, Shoba ^{[1
]}

Rangaswamy, Nakkeeran ^{[1
]}

机构：

[1] Pondicherry Univ, Sch Engn & Technol, Dept Elect Engn, Pondicherry, India

来源：

2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES) | 2014年

关键词：

low power; adder; full swing; LOW-POWER; CMOS; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper focuses on the design of 1 bit full adder circuit using Gate Diffusion Input Logic. The proposed adder schematics are developed using DSCH2 CAD tool, and their layouts are generated with Microwind 3 VLSI CAD tool. A 1 bit adder circuits are analyzed using standard CMOS 120nm features with corresponding voltage of 1.2V. The Simulated results of the proposed adder is compared with those of Pass transistor, Transmission Function, and CMOS based adder circuits. The proposed adder dissipates low power and responds faster.

引用

页数：4

共 50 条

[21] A Novel High-Performance CMOS 1 Bit Full-Adder Cell
Dubey, Amit
Akashe, Shyam
Dubey, Sachin
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 312 - 315
[22] Optimization of Hybrid CMOS Designs Using a New Energy Efficient 1 Bit Hybrid Full Adder
Lakshmi, S.
Raj, Meenu C.
Krishnadas, Deepti
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 905 - 908
[23] Analysis of Full Adder using Adiabatic Charge Recovery Logic
Marina, Amalin S.
Pradeepa, Shunbaga T.
Rajeswari, A.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[24] Monotonic Asynchronous Two-Bit Full Adder
Balasubramanian, Padmanabhan
Maskell, Douglas L.
ELECTRONICS, 2024, 13 (09)
[25] Parametric analysis of a hybrid 1-bit full adder in UDSM and CNTFET Technology
Niranjan, Neeraj Kumar
Singh, Rajendra Bahadur
Rizvi, Navaid Z.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4267 - 4272
[26] A novel high-performance CMOS 1-bit full-adder cell
Shams, AM
Bayoumi, MA
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (05) : 478 - 481
[27] A high-performance full swing 1-bit hybrid full adder cell
Hussain, Shahbaz
Hasan, Mehedi
Agrawal, Gazal
Hasan, Mohd
IET CIRCUITS DEVICES & SYSTEMS, 2022, 16 (03) : 210 - 217
[28] A Modified GDI Full Adder Design for Enhanced Energy Efficiency
Satyanarayana, S. V. V.
Krishna, B. Murali
Thamarai, M.
Babu, D. Venkanna
Reddy, S. Sudheer
Baboji, K.
IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2025,
[29] Comprehensive Analysis of a Power-Efficient 1-Bit Hybrid Full Adder Cell
Kanojia, Ayush
Agrawal, Sachin
Lorenzo, Rohit
WIRELESS PERSONAL COMMUNICATIONS, 2023, 129 (02) : 1097 - 1111
[30] A new low-power Dynamic-GDI full adder in CNFET technology
Ghorbani, Ali
Dolatshahi, Mehdi
Zanjani, S. Mohammadali
Barekatain, Behrang
INTEGRATION-THE VLSI JOURNAL, 2022, 83 : 46 - 59

← 1 2 3 4 5 →