Parallel algorithms for detecting hazards in combinational logic circuits

被引：0
|
作者：
Tan, EC [1 ]
机构：
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
来源：
IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM | 2000年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Data and control parallelism algorithms are described for a matrix method which detects and locates the presence of logic hazards in combinational logic circuits. Examples are given for illustration.
引用
收藏
页码：177 / 181
页数：5
相关论文
共 50 条
  • [41] A Quantum Variational Approach to Debugging Combinational Logic Circuits
    Demetriou, Peter
    Haupt, Conrad J.
    Nixon, Ken J.
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 422 - 427
  • [42] Efficient reliability evaluation of combinational and sequential logic circuits
    Jahanirad, H.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (01) : 343 - 355
  • [43] Soft error generation analysis in combinational logic circuits
    Ding Qian
    Wang Yu
    Luo Rong
    Wang Hui
    Yang Huazhong
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (09)
  • [44] Evolutionary Repair for Evolutionary Design of Combinational Logic Circuits
    Zhang, Xin
    Luo, Wenjian
    2012 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2012,
  • [45] Virtual reconfigurable architecture for evolving combinational logic circuits
    Wang Jin
    Lee, Chong-Ho
    JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2014, 21 (05) : 1862 - 1870
  • [46] Design of memristor-based combinational logic circuits
    Tao, Zeheng
    Wang, Lei
    Sun, Chuanyang
    Wan, Xiang
    Liu, Xiaoyan
    Cai, Zhikuang
    Lian, Xiaojuan
    IEICE ELECTRONICS EXPRESS, 2024, 21 (03):
  • [47] Timing analysis of combinational circuits in intuitionistic propositional logic
    Mendler, M
    FORMAL METHODS IN SYSTEM DESIGN, 2000, 17 (01) : 5 - 37
  • [48] Modeling and simulation of combinational CMOS logic circuits by ANFIS
    Hayati, Mohsen
    Rezaei, Abbas
    Seifi, Majid
    Naderi, Ali
    MICROELECTRONICS JOURNAL, 2010, 41 (07) : 381 - 387
  • [49] Virtual reconfigurable architecture for evolving combinational logic circuits
    王进
    LEE Chong-Ho
    JournalofCentralSouthUniversity, 2014, 21 (05) : 1862 - 1870
  • [50] Multiobjective simulated annealing for design of combinational logic circuits
    He, Guoliang
    Li, Yuanxiang
    Wang, Xuan
    Zhang, Wei
    Dai, Zhifeng
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 3481 - +
12345