Parallel algorithms for detecting hazards in combinational logic circuits

被引：0
|
作者：
Tan, EC [1 ]
机构：
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
来源：
IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM | 2000年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Data and control parallelism algorithms are described for a matrix method which detects and locates the presence of logic hazards in combinational logic circuits. Examples are given for illustration.
引用
收藏
页码：177 / 181
页数：5
相关论文
共 50 条
  • [1] Applying genetic parallel programming to synthesize combinational logic circuits
    Cheang, Sin Man
    Lee, Kin Hong
    Leung, Kwong Sak
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2007, 11 (04) : 503 - 520
  • [2] Comparing different serial and parallel heuristics to design combinational logic circuits
    Coello, CAC
    Alba, E
    Luque, G
    Aguirre, AH
    2003 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, 2003, : 3 - 12
  • [3] Computing Observability of Gates in Combinational Logic Circuits by Bit-Parallel Simulation
    Telpukhov D.V.
    Nadolenko V.V.
    Gurov S.I.
    Computational Mathematics and Modeling, 2019, 30 (2) : 177 - 190
  • [4] The derivation of minimal test sets for combinational logic circuits using Genetic Algorithms
    Takhar, JS
    Gilbert, DJ
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 39 - 42
  • [5] Comparative study of serial and parallel heuristics used to design combinational logic circuits
    Alba, Enrique
    Luque, Gabriel
    Coello Coello, Carlos A.
    Hernandez Lunat, Erika
    OPTIMIZATION METHODS & SOFTWARE, 2007, 22 (03): : 485 - 509
  • [6] Implementing multi-VRC cores to evolve combinational logic circuits in parallel
    Wang, Jin
    Piao, Chang Hao
    Lee, Chong Ho
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2007, 4684 : 23 - +
  • [7] SIMD MATRIX-METHODS FOR DETECTING HAZARDS IN LOGIC-CIRCUITS
    HEAL, BW
    PAGE, RMR
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (04): : 201 - 204
  • [8] Combinational logic circuits with photonic devices
    Schiopu, P
    Degeratu, V
    Degeratu, S
    SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 : 584 - 590
  • [9] Delay abstraction in combinational logic circuits
    Kobayashi, N
    Malik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) : 1205 - 1212
  • [10] DYNAMIC HAZARDS AND CONSTANT FAILURES IN COMBINATIONAL CIRCUITS
    LOBANOV, AV
    AUTOMATION AND REMOTE CONTROL, 1976, 37 (06) : 934 - 938
12345