CMP of ultra low-k material porous-polysilazane (PPSZ) for interconnect applications

被引:13
作者
Chang, TC
Tsai, TM
Liu, PT
Chen, CW
Yan, ST
Aoki, H
Chang, YC
Tseng, T
机构
[1] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 80424, Taiwan
[2] Natl Sun Yat Sen Univ, Inst Electroopt Engn, Kaohsiung 80424, Taiwan
[3] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung 80424, Taiwan
[4] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan
[5] Natl Nano Device Lab, Hsinchu 300, Taiwan
[6] Clariant Corp, Life Sci & Elect Chem Div, Bunkyo Ku, Tokyo 1138662, Japan
关键词
chemical mechanical polishing; ultra low-k; porous-polysilazane films; copper;
D O I
10.1016/j.tsf.2003.07.028
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this article, we investigated the impact of chemical mechanical polishing (CMP) on an ultra low dielectric constant (ultra low-k) material Porous-Polysilazane (PPSZ) with slurries of metal polishing during interconnect manufacture process. Since the CMP processing of metals such as TaN and Cu are inevitable steps for interconnect fabrication, we have utilized two types of slurries (marked as TaN and Cu slurries) to evaluate their effects on the dielectric properties of PPSZ films. Electrical and material analyses have shown surface planarity and dielectric properties of PPSZ films will not be degraded during these metal CMP processes. This indicates that the ultra low-k PPSZ films are promising for inter-level dielectric (ILD) applications in ultra large-scale integrated circuits (ULSI) technology. (C) 2003 Elsevier B.V. All rights reserved.
引用
收藏
页码:524 / 530
页数:7
相关论文
共 16 条
  • [1] Porous silicon oxynitride films derived from polysilazane as a novel low-dielectric constant material
    Aoki, T
    Shimizu, Y
    Kikkawa, T
    [J]. LOW-DIELECTRIC CONSTANT MATERIALS V, 1999, 565 : 41 - 46
  • [2] Chemical-mechanical planarization of low-k polymers for advanced IC structures
    Borst, CL
    Thakurta, DG
    Gill, WN
    Gutmann, RJ
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2002, 124 (04) : 362 - 366
  • [3] Barrier crystallographic texture control and its impact on copper interconnect reliability
    Chen, J
    Parikh, S
    Vo, T
    Rengarajan, S
    Mandrekar, T
    Ding, PJ
    Chen, L
    Mosely, R
    [J]. PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 185 - 187
  • [4] Gross ME, 1999, SOLID STATE TECHNOL, V42, P47
  • [5] High-performance interconnects: An integration overview
    Havemann, RH
    Hutchby, JA
    [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 586 - 601
  • [6] Porous silica materials as low-k dielectrics for electronic and optical interconnects
    Jain, A
    Rogojevic, S
    Ponoth, S
    Agarwal, N
    Matthew, I
    Gill, WN
    Persans, P
    Tomozawa, M
    Plawsky, JL
    Simonyi, E
    [J]. THIN SOLID FILMS, 2001, 398 : 513 - 522
  • [7] Design rule methodology to improve the manufacturability of the copper CMP process
    Lakshminarayanan, S
    Wright, P
    Pallinti, J
    [J]. PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 99 - 101
  • [8] Highly reliable chemical-mechanical polishing process for organic low-k methylsilsesquioxane
    Liu, PT
    Chang, TC
    Huang, MC
    Tsai, MS
    Sze, SM
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (04): : 1212 - 1218
  • [9] Effectively blocking copper diffusion at low-k hydrogen silsesquioxane/copper interface
    Liu, PT
    Chang, TC
    Yang, YL
    Cheng, YF
    Shih, FY
    Lee, JK
    Tsai, E
    Sze, SM
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (11): : 6247 - 6252
  • [10] LOKE ALS, 1998, VLSI TECHNOL S DIG, P26