Chaotic logic gate: A new approach in set and design by genetic algorithm

被引:15
作者
Beyki, Mahmood [1 ]
Yaghoobi, Mahdi [1 ]
机构
[1] Islamic Azad Univ, Dept Elect Engn, Mashhad Branch, Mashhad, Iran
关键词
Chaotic logic gate; Logistic map; Setting the parameter values; Genetic algorithm;
D O I
10.1016/j.chaos.2015.05.032
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
How to reconfigure a logic gate is an attractive subject for different applications. Chaotic systems can yield a wide variety of patterns and here we use this feature to produce a logic gate. This feature forms the basis for designing a dynamical computing device that can be rapidly reconfigured to become any wanted logical operator. This logic gate that can reconfigure to any logical operator when placed in its chaotic state is called chaotic logic gate. The reconfiguration realize by setting the parameter values of chaotic logic gate. In this paper we present mechanisms about how to produce a logic gate based on the logistic map in its chaotic state and genetic algorithm is used to set the parameter values. We use three well-known selection methods used in genetic algorithm: tournament selection, Roulette wheel selection and random selection. The results show the tournament selection method is the best method for set the parameter values. Further, genetic algorithm is a powerful tool to set the parameter values of chaotic logic gate. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:247 / 252
页数:6
相关论文
共 13 条
[1]   A family of multimodal dynamic maps [J].
Campos-Canton, E. ;
Femat, R. ;
Pisarchik, A. N. .
COMMUNICATIONS IN NONLINEAR SCIENCE AND NUMERICAL SIMULATION, 2011, 16 (09) :3457-3462
[2]   A SIMPLE CIRCUIT WITH DYNAMIC LOGIC ARCHITECTURE OF BASIC LOGIC GATES [J].
Campos-Canton, I. ;
Pecina-Sanchez, J. A. ;
Campos-Canton, E. ;
Rosu, H. C. .
INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2010, 20 (08) :2547-2551
[3]  
Ditto W, 2010, AM I PHYS CHAOS, V20
[4]  
Goldberg EE., 1989, Genetic Algorithm in Searching, Optimization, and Machine Learning
[5]  
Kuo D, 2005, IEEE POTENTIALS, V24, P13, DOI 10.1109/MP.2005.1462459
[6]  
Miliotis A., 2009, THESIS U FLORIDA
[7]   Chaos computing: Implementation of fundamental logical gates by chaotic elements [J].
Munakata, T ;
Sinha, S ;
Ditto, WL .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (11) :1629-1633
[8]   Logic from nonlinear dynamical evolution [J].
Murali, K. ;
Miliotis, Abraham ;
Ditto, William L. ;
Sinha, Sudeshna .
PHYSICS LETTERS A, 2009, 373 (15) :1346-1351
[9]   Reliable Logic Circuit Elements that Exploit Nonlinearity in the Presence of a Noise Floor [J].
Murali, K. ;
Sinha, Sudeshna ;
Ditto, William L. ;
Bulsara, Adi R. .
PHYSICAL REVIEW LETTERS, 2009, 102 (10)
[10]   Harnessing piecewise-linear systems to construct dynamic logic architecture [J].
Peng, Haipeng ;
Yang, Yixian ;
Li, Lixiang ;
Luo, Hong .
CHAOS, 2008, 18 (03)