Fast Algorithm of Attribute Reduction Based on the Complementation of Boolean Function

被引:32
作者
Borowik, Grzegorz [1 ]
Luba, Tadeusz [1 ]
机构
[1] Warsaw Univ Technol, Inst Telecommun, Nowowiejska 15-19, PL-00665 Warsaw, Poland
来源
ADVANCED METHODS AND APPLICATIONS IN COMPUTATIONAL INTELLIGENCE | 2014年 / 6卷
关键词
ROUGH; DECOMPOSITION;
D O I
10.1007/978-3-319-01436-4_2
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this chapter we propose a new method of solving the attribute reduction problem. Our method is different to the classical approach using the so-called discernibility function and its CNF into DNF transformation. We have proved that the problem is equivalent to very efficient unate complementation algorithm. That is why we propose new algorithm based on recursive execution of the procedure, which at every step of recursion selects the splitting variable and then calculates the cofactors with respect to the selected variables (Shannon expansion procedure). The recursion continues until at each leaf of the recursion tree the easily computable rules for complement process can be applied. The recursion process creates a binary tree so that the final result is obtained merging the results in the subtrees. The final matrix represents all the minimal reducts of a decision table or all the minimal dependence sets of input variables, respectively. According to the results of computer tests, better results can be achieved by application of our method in combination with the classical method.
引用
收藏
页码:25 / 41
页数:17
相关论文
共 29 条
[1]  
Abdullah S., 2011, INT J PHYS SCI, V6, P2083, DOI DOI 10.5897/IJPS11.218
[2]  
[Anonymous], 1992, DISCERNIBILITY MATRI, DOI DOI 10.1007/978-94-015-7975-9_21
[3]  
[Anonymous], 1991, THEORETICAL ASPECTS
[4]  
[Anonymous], INT J INTERNET COMPU
[5]  
Bazan JG, 2000, STUD FUZZ SOFT COMP, V56, P49
[6]  
Borowik G., 2013, INT J INFORM TECHNOL, V8112, P218, DOI 10.1007/978-3-642-53862-928
[7]  
Borowik G., 2012, 1 AUSTR C APPL SYST, P58
[8]   Features Reduction Using Logic Minimization Techniques [J].
Borowik, Grzegorz ;
Luba, Tadeusz ;
Zydek, Dawid .
INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2012, 58 (01) :71-76
[9]  
Brayton R.K., 1984, Logic minimization algorithms for VLSI synthesis
[10]  
BRZOZOWSKI JA, 2003, J MULT-VALUED LOG S, V9, P377