20 μA to 100 mA DC-DC Converter With 2.8-4.2 V Battery Supply for Portable Applications in 45 nm CMOS

被引:70
作者
Bandyopadhyay, Saurav [1 ]
Ramadass, Yogesh K. [2 ]
Chandrakasan, Anantha P. [1 ]
机构
[1] MIT, Cambridge, MA 02139 USA
[2] Texas Instruments Inc, Nano Power & Harvesting Grp, Dallas, TX 75243 USA
关键词
CMOS digital power supply; DC-DC converter; 45 nm DC-DC Converter; high voltage tolerant DC-DC converter; I-C DAC pulse width modulator; portable electronics; pulse width modulation (PWM); pulse frequency modulation (PFM); switched capacitor; wide load range; LEVEL SHIFTERS; MV; OPERATION;
D O I
10.1109/JSSC.2011.2162914
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A DC-DC buck converter capable of handling loads from 20 mu A to 100 mA and operating off a 2.8-4.2 V battery is implemented in a 45 nm CMOS process. In order to handle high battery voltages in this deeply scaled technology, multiple transistors are stacked in the power train. Switched-Capacitor DC-DC converters are used for internal rail generation for stacking and supplies for control circuits. An I-C DAC pulse width modulator with sleep mode control is proposed which is both area and power-efficient as compared with previously published pulse width modulator schemes. Both pulse frequency modulation (PFM) and pulse width modulation (PWM) modes of control are employed for the wide load range. The converter achieves a peak efficiency of 75% at 20 mu A, 87.4% at 12 mA in PFM, and 87.2% at 53 mA in PWM.
引用
收藏
页码:2807 / 2820
页数:14
相关论文
共 31 条
[1]  
ACKER B, 1995, IEEE POWER ELECTRON, P88, DOI 10.1109/PESC.1995.474797
[2]   Digital controller design for a practicing power electronics engineer [J].
Al-Atrash, H. ;
Batarseh, I. .
APEC 2007: TWENTY-SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2007, :34-+
[3]  
Bandyopadhyay S., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P386, DOI 10.1109/ISSCC.2011.5746365
[4]   A dynamic voltage scaled microprocessor system [J].
Burd, TD ;
Pering, TA ;
Stratakos, AJ ;
Brodersen, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) :1571-1580
[5]   Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering [J].
Calhoun, BH ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) :238-245
[6]   A 20 mV Input Boost Converter With Efficient Digital Control for Thermoelectric Energy Harvesting [J].
Carlson, Eric J. ;
Strunz, Kai ;
Otis, Brian P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) :741-750
[7]   Level shifters and DCVSL for a low-voltage CMOS 4.2-v buck converter [J].
da Rocha, Jose F. ;
dos Santos, Marcelino B. ;
Costa, Jose M. Dores ;
Lima, Floriberto A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (09) :3315-3323
[8]  
Dancy AP, 1997, IEEE POWER ELECTRON, P21, DOI 10.1109/PESC.1997.616620
[9]   A high-efficiency CMOS voltage doubler [J].
Favrat, P ;
Deval, P ;
Declercq, MJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) :410-416
[10]  
Gammie G., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P132, DOI 10.1109/ISSCC.2011.5746251