Strain-Gated Piezotronic Transistors Based on Vertical Zinc Oxide Nanowires

被引:114
作者
Han, Weihua [1 ,2 ]
Zhou, Yusheng [1 ]
Zhang, Yan [1 ]
Chen, Cheng-Ying [1 ]
Lin, Long [1 ]
Wang, Xue [1 ]
Wang, Sihong [1 ]
Wang, Zhong Lin [1 ,3 ]
机构
[1] Georgia Inst Technol, Sch Mat Sci & Engn, Atlanta, GA 30332 USA
[2] Lanzhou Univ, Sch Phys Sci & Technol, Lanzhou 730000, Peoples R China
[3] Chinese Acad Sci, Beijing Inst Nanoenergy & Nanosyst, Beijing, Peoples R China
关键词
ZnO nanowire; Schottky barrier; piezotronic effect; strain-gated piezotronic transistor; FIELD-EFFECT TRANSISTOR; SWITCHES;
D O I
10.1021/nn301277m
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Strain-gated piezotronic transistors have been fabricated using vertically aligned ZnO nanowires (NWs), which were grown on GaN/sapphire substrates using a vapor-liquid-solid process. The gate electrode of the transistor is replaced by the internal crystal potential generated by strain, and the control over the transported current is at the interface between the nanowire and the top or bottom electrode. The current-voltage characteristics of the devices were studied using conductive atomic force microscopy, and the results show that the current flowing through the ZnO NWs can be tuned/gated by the mechanical force applied to the NWs. This phenomenon was attributed to the piezoelectric tuning of the Schottky barrier at the Au-ZnO junction, known as the piezotronic effect. Our study demonstrates the possibility of using Au droplet capped ZnO NWs as a transistor array for mapping local strain. More importantly, our design gives the possibility of fabricating an array of transistors using individual vertical nanowires that can be controlled independently by applying mechanical force/pressure over the top. Such a structure is likely to have important applications in high-resolution mapping of strain/force/pressure.
引用
收藏
页码:3760 / 3766
页数:7
相关论文
共 22 条
[1]   Integration of vertical InAs nanowire arrays on insulator-on-silicon for electrical isolation [J].
Dayeh, Shadi A. ;
Chen, Peng ;
Jing, Yi ;
Yu, Edward T. ;
Lau, S. S. ;
Wang, Deli .
APPLIED PHYSICS LETTERS, 2008, 93 (20)
[2]   A perspective on today's scaling challenges and possible future directions [J].
Dennard, Robert H. ;
Cai, Jin ;
Kumar, Arvind .
SOLID-STATE ELECTRONICS, 2007, 51 (04) :518-525
[3]   Piezoelectric Potential Gated Field-Effect Transistor Based on a Free-Standing ZnO Wire [J].
Fei, Peng ;
Yeh, Ping-Hung ;
Zhou, Jun ;
Xu, Sheng ;
Gao, Yifan ;
Song, Jinhui ;
Gu, Yudong ;
Huang, Yanyi ;
Wang, Zhong Lin .
NANO LETTERS, 2009, 9 (10) :3435-3439
[4]   Equilibrium Potential of Free Charge Carriers in a Bent Piezoelectric Semiconductive Nanowire [J].
Gao, Ylfan ;
Wang, Zhong Lin .
NANO LETTERS, 2009, 9 (03) :1103-1110
[5]   Siticon device scaling to the sub-10-nm regime [J].
Leong, M ;
Doris, B ;
Kedzierski, J ;
Rim, K ;
Yang, M .
SCIENCE, 2004, 306 (5704) :2057-2060
[6]   Single crystal nanowire vertical surround-gate field-effect transistor [J].
Ng, HT ;
Han, J ;
Yamada, T ;
Nguyen, P ;
Chen, YP ;
Meyyappan, M .
NANO LETTERS, 2004, 4 (07) :1247-1252
[7]   Vertically integrated silicon-germanium nanowire field-effect transistor [J].
Rosaz, G. ;
Salem, B. ;
Pauc, N. ;
Potie, A. ;
Gentile, P. ;
Baron, T. .
APPLIED PHYSICS LETTERS, 2011, 99 (19)
[8]   Variation in transistor performance and leakage in nanometer-scale technologies [J].
Saxena, Sharad ;
Hess, Christopher ;
Karbasi, Hossein ;
Rossoni, Angelo ;
Tonello, Stefano ;
McNamara, Patrick ;
Lucherini, Silvia ;
Minehane, Sean ;
Dolainsky, Christoph ;
Quarantelli, Michele .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) :131-144
[9]   Realization of a silicon nanowire vertical surround-gate field-effect transistor [J].
Schmidt, V ;
Riel, H ;
Senz, S ;
Karg, S ;
Riess, W ;
Gösele, U .
SMALL, 2006, 2 (01) :85-88
[10]  
Sze S. M, 2006, Semiconductor Devices: Physics and Technology